The Hardware Book (WinHelp32)

WinHelp Edition

Welcome to the Hardware Book. Your electronic reference guide. Created and maintained by Joakim Ögren.

This is the WinHelp version for Windows 95 and Windows NT v4.0. You'll find the online version at http://www.blackdown.org/~hwb/hwb.html. Current version 1.2.

Converted from HTML 1997-09-07.

Connectors

Pinouts for connectors, buses etc.

Connectors Top 10

Too many? These are the most common.

Cables

How to build serial cables and many other cables.

Adapters

How to build adapters.

Circuits

Coming soon.

Misc Tables Misc information (active filters etc).

Misc tables with info. (AWG..)

WWW Links

Links to other electronic resources.

Download

Download a WinHelp or HTML version for offline viewing. Subscribe to the HwB Newsletter! Info about updates etc.

HwB-News

Information I'm currently looking for.

Wanted

Who did this? And why?

About

(C) Joakim Ögren 1996,1997

This is the URL for the WWW page: http://www.blackdown.org/~hwb/hwb.html Open this address in your WWW browser.

Connector Menu



What does the the information that is listed for each connector mean? See the tutorial.

Buses:

- ISA UPDATED (Technical)
- EISA (Technical)
- PCI (Technical)
- VESA LocalBus (VLB) (Technical)
- CompactPCI (Technical)
- <u>IndustrialPCI</u>
- SmallPCI
- Miniature Card (Technical)
- NuBus
- NuBus 90
- Zorro II
- Zorro II/III
- CPU-port (A1200)
- Ramex (A1000)
- Video Expansion (Amiga)
- CD32 Expansion
- CardBus
- PC Card
- PC Card ATA
- PCMCIA
- CompactFlash
- C-bus II
- SSFDC
- PC-104
- Unibus NEW

Serial In/Out:

- RS-232 UPDATED
- Serial (PC 9)
- Serial (PC 25)
- Serial (Amiga 1000)
- Serial (Amiga)
- Serial (MSX)

- Serial (Printer)
- DEC Dual RS-232
- Macintosh RS-422
- <u>RS-422</u> №₩
- Macintosh Serial
- C64 RS232 User Port
- DEC DLV11-J Serial
- Cisco Console Port
- RocketPort Serialport
- CoCo Serial Printer
- Conrad Electronics MM3610D NEW

Parallel In/Out:

- Parallel (PC) PRATED
- Parallel (Amiga)
 Parallel (Amiga)
- Parallel (Amiga 1000)
- ECP Parallel POATED (Technical)
- Centronics Printer Printer
- MSX Parallel
- Parallel (Olivetti M10)
- Amstrad CPC6128 Printer Port

Misc In/Out:

- Universal Serial Bus (USB) MEM (Technical)
- BeBox GeekPort
- C64/C16/C116/+4 Serial I/O
- Atari ACSI DMA

Video:

- VGA (VESA DDC)
- VGA (15)
- VGA (9)
- CGA
- EGA
- PGA
- MDA (Hercules)
- VESA Feature
- Macintosh Video
 PROPERTY
- Amiga Video
- RF Monitor (Amiga 1000)
- CDTV Video Slot
- PlayStation A/V
- Commodore 1084 & 1084S (Analog)
- Commodore 1084 & 1084S (Digital)
- Commodore 1084d & 1084dS
- Atari Jaguar A/V

- SNES Video
- NeoGeo Audio/Video PRINTED
- Amstrad CPC6128 Monitor
- Amstrad CPC6128 Plus Monitor
- Atari ST Monitor
- Sun Video
- ZX Spectrum 128 RGB
- 3b1-7300 Video
- CM-8/CoCo RGB
- AT&T 53D410
- AT&T 6300 Taxan Monitor
- AT&T PC6300
- Vic 20 Video
- C64 Audio/Video
- C65 Video
- C128 RGBI
- C128/C64C Video
- C16/C116/+4
- CBM 1902A
- Spectravideo SVI318/328 Audio/Video

Joysticks/Mouses:

- PC Gameport
- PC Gameport+MIDI
- Amiga Mouse/Joy
- C64 Control Port
- C16/C116/+4 Jovstick
- MSX Joystick
- SGI Mouse (Model 021-0004-002)
- Macintosh Mouse
- Atari Mouse/Joy
- Atari Enhanced Joystick
- Atari 2600 Joystick
- Atari 6200 Joystick
- Atari 7800 Jovstick
- Amstrad Digital/Joystick
- NeoGeo Joystick

Keyboards:

- Keyboard (5 PC)
- Keyboard (6 PC)
- Keyboard (XT)
- Keyboard (5 Amiga)
- Keyboard (6 Amiga)
- Keyboard (Amiga CD32)
- Macintosh Keyboard

AT&T 6300 Keyboard

Diskdrives:

- Internal Diskdrive
- 8" Floppy Diskdrive
- External Diskdrive (Amiga)
- MSX External Diskdrive
- Amstrad CPC6128 Diskdrive 2
- Amstrad CPC6128 Plus External Diskdrive
- Macintosh External Drive
- Atari Floppy Port

Harddrives:

- SCSI Internal (Single-ended)
- SCSI Internal (Differential)
- SCSI External Centronics 50 (Single-ended)
- SCSI External Centronics 50 (Differential)
- SCSI-II External Hi D-Sub Connector (Single-ended)
- SCSI-II External Hi D-Sub Connector (Differential)
- SCSI External D-Sub (Future Domain)
- SCSI External D-Sub (PC/Amiga/Mac)
- Novell and Procomp External SCSI
- IDE Internal
- ATA Internal
- ATA (44) Internal
- ESDI
- ST506/412
- Paravision SX-1 External IDE

Misc data storage:

- Mitsumi CD-ROM
- Panasonic CD-ROM
- Sony CD-ROM
- C64 Cassette
- C16/C116/+4 Cassette
- CoCo Cassette
- MSX Cassette
- Spectravideo SVI318/328 Cassette
- Amstrad CPC6128 Tape

Memories:

- <u>30 pin SIMM</u>
- 72 pin SIMM
- 72 pin ECC SIMM
- 72 pin SO DIMM NEW
- 144 pin SO DIMM

- 168 pin DRAM DIMM (Unbuffered)
- 168 pin SDRAM DIMM (Unbuffered)
- CDTV Memory Card
- SmartCard AFNOR
- SmartCard ISO 7816-2
- SmartCard ISO

Home audio/video:

- SCART
- S-Video
- DIN Audio
- 3.5 mm Mono Telephone plug NEW
- 3.5 mm Stereo Telephone plug
- 6.25 mm Mono Telephone plug №₩
- 6.25 mm Stereo Telephone plug №₩

PC motherboards:

- 5.25" Power №₩
- 3.5" Power
- Motherboard Power
- <u>Turbo LED</u>
- AT Backup Battery
- AT LED/Keylock
- PC-Speaker
- Motherboard IrDA
- Motherboard CPU Cooling fan NEW

Networking:

- Ethernet 10Base-T & 100Base-T
- Ethernet 100Base-T4
- AUI

Cartridge/Expansion:

- Atari 2600 Cartridge
- Atari 5200 Cartridge
- Atari 5200 Expansion
- Atari 7800 Cartridge
- Atari 7800 Expansion
- Atari Cartridge Port
- GameBoy Cartridge
- MSX Expansion
- Vic 20 Memory Expansion
- C64 Cartridge
- C64 User Port
- C128 Expansion Bus
- C16/+4 Expansion Bus

- +4 User Port
- CDTV Diagnostic Slot
- CDTV Expansion Slot
- PC-Engine Cartridge
- SNES Cartridge
- TG-16 Cartridge
- ZX Spectrum AY-3-8912
- ZX Spectrum ULA
- Spectravideo SVI318/328 Expansion Bus №
- Spectravideo SVI318/328 Game Cartridge

Misc:

- MIDI Out
- MIDI In
- Minuteman UPS
- C64 Power Supply Connector
- Amstrad CPC6128 Stereo Connector
 NEW

Last updated 1997-09-01.

(C) <u>Joakim Ögren</u> 1996,1997

Connector Tutorial



Short tutorial

Heading

First at each page there a short heading describing what the connector is.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.



(At the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:



(At the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



(At the videocard)



(At the monitor cable)

Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

5 PIN DIN 180° (DIN41524) at the computer.

Pin table

The pin table is perhaps the information you're looking for. Should be simple to read. Contains mostly the following three columns; Pin, Name & Description.

Pin	Nam	Descriptio
	е	n
1	CLO	Key Clock
	CK	-
2	GND	GND
3	DATA	Key Data
4	VCC	+5 VDC
5	n/c	Not
		connected

Contributor & Source

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I'm bad at writing the source, but I'll try to fill in these in the future.

Contributor: Joakim Ögren


Source: Amiga 4000 User's Guide from Commodore

ISA Connector




ISA

ISA=Industry Standard Architecture



(At the card)



62+36 PIN EDGE CONNECTOR MALE at the card.

62+36 PIN EDGE CONNECTOR FEMALE at the computer.

Pin	Name	Dir	Description
A1	/I/O CH	-	I/O channel check; active low=parity error
	CK		
A2	D7	+	Data bit 7
A3	D6	+	Data bit 6
A4	D5	+	Data bit 5
A5	D4	+	Data bit 4
A6	D3	+	Data bit 3
A7	D2	+	Data bit 2
A8	D1	+	Data bit 1
A9	D0	+	Data bit 0
A10	I/O CH	NEW	I/O Channel ready, pulled low to lengthen memory

```
RDY
                       cycles
       AEN
                 † † † † † † † † †
A11
                       Address enable; active high when DMA controls bus
      A19
A12
                       Address bit 19
A13
      A18
                      Address bit 18
A14
      A17
                       Address bit 17
A15
      A16
                       Address bit 16
A16
      A15
                       Address bit 15
A17
      A14
                       Address bit 14
A18
      A13
                       Address bit 13
      A12
A19
                       Address bit 12
A20
      A11
                       Address bit 11
                  NEW.
A21
      A10
                       Address bit 10
                  NEW
A22
       A9
                       Address bit 9
                  NEW
A23
       8A
                       Address bit 8
                  NEW
A24
       A7
                       Address bit 7
                  NEW
A25
       A6
                       Address bit 6
                  NEW
A26
       A5
                       Address bit 5
                  NEW
A27
       A4
                       Address bit 4
                  NEW
A28
       A3
                       Address bit 3
                  NEW
A29
       A2
                       Address bit 2
                  NEW
A30
       A1
                       Address bit 1
                  NEW
A31
       A0
                       Address bit 0
B1
       GND
                       Ground
                  NEW
B2
                       Active high to reset or initialize system logic
       RESET
                       +5 VDC
       +5V
B3
                  NEW
B4
       IRQ2
                       Interrupt Request 2
B5
       -5VDC
                       -5 VDC
                  NEW
B6
       DRQ2
                       DMA Request 2
B7
       -12VDC
                       -12 VDC
                  NEW
B8
       /NOWS
                       No WaitState
B9
       +12VDC
                       +12 VDC
B10
       GND
                       Ground
                  NEW
B11
      /SMEMW
                       System Memory Write
                  NEW
B12
      /SMEMR
                       System Memory Read
                  NEW
B13
      /IOW
                       I/O Write
                  NEW
      /IOR
B14
                       I/O Read
                  NEW
                       DMA Acknowledge 3
B15
       /DACK3
```

B16 B17 B18 B19	DRQ3 /DACK1 DRQ1 / REFRES	HER HER HER	DMA Request 3 DMA Acknowledge 1 DMA Request 1 Refresh
B20 B21 B22 B23 B24 B25 B26 B27	H CLOCK IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 /DACK2 T/C	25 25 25 25 25 25 25 25 25 25 25 25 25 2	System Clock (67 ns, 8-8.33 MHz, 50% duty cycle) Interrupt Request 7 Interrupt Request 6 Interrupt Request 5 Interrupt Request 4 Interrupt Request 3 DMA Acknowledge 2 Terminal count; pulses high when DMA term. count reached
B28 B29 B30 B31	ALE +5V OSC GND	NEW	Address Latch Enable +5 VDC High-speed Clock (70 ns, 1431818 MHz, 50% duty cycle) Ground
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16	SBHE LA23 LA22 LA21 LA20 LA18 LA17 LA16 /MEMR /MEMW SD08 SD09 SD10 SD11 SD11 SD12 SD13		System bus high enable (data availble on SD8-15) Address bit 23 Address bit 22 Address bit 20 Address bit 19 Address bit 18 Address bit 17 Memory Read (Active on all memory read cycles) Memory Write (Active on all memory write cycles) Data bit 8 Data bit 9 Data bit 10 Data bit 11 Data bit 12 Data bit 13

C17 C18 D1	SD14 SD15 / MEMCS1 6	NEW.	Data bit 14 Data bit 15 Memory 16-bit chip select (1 wait, 16-bit memory cycle)
D2	/IOCS16	NEW	I/O 16-bit chip select (1 wait, 16-bit I/O cycle)
D3	IRQ10	NEW	Interrupt Request 10
D4	IRQ11	NEW	Interrupt Request 11
D5	IRQ12	NEW	Interrupt Request 12
D6	IRQ15	NEW	Interrupt Request 15
D7	IRQ14	NEW	Interrupt Request 14
D8	/DACK0	NEW	DMA Acknowledge 0
D9	DRQ0	NEW	DMA Request 0
D10	/DACK5	NEW	DMA Acknowledge 5
D11	DRQ5	NEW	DMA Request 5
D12	/DACK6	NEW	DMA Acknowledge 6
D13	DRQ6	NEW	DMA Request 6
D14	/DACK7	NEW	DMA Acknowledge 7
D15	DRQ7	NEW	DMA Request 7
D16	+5 V		·
D17	/MASTER	NEW	Used with DRQ to gain control of system
D18	GND		Ground

Note: Direction is Motherboard relative ISA-Cards.

Note: B8 was /CARD SLCDTD on the XT. Card selected, activated by cards in XT's slot J8

Contributor: Joakim Ögren

Sources: IBM PC/AT Technical Reference, pages 1-25 through 1-37

Sources: <u>comp.sys.ibm.pc.hardware.* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the ftp:

ftp://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1

Open this address in your WWW browser or FTP client.

This the e-mail address:
ralf@alum.wpi.edu
Choose this address in your e-mail reader.

ISA (Tech) Connector



ISA (Technical)


This file is designed to give a basic overview of the bus found in most IBM clone computers, often referred to as the XT or AT bus. The AT version of the bus is upwardly compatible, which means that cards designed to work on an XT bus will work on an AT bus. This bus was produced for many years without any formal standard. In recent years, a more formal standard called the ISA bus (Industry Standard Architecture) has been created, with an extension called the EISA (Extended ISA) bus also now as a standard. The EISA bus extensions will not be detailed here.

This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own XT and AT compatible cards.

Physical Design:

ISA cards can be either 8-bit or 16-bit. 8-bit cards only uses the first 62 pins and 16-bit cards uses all 98 pins. Some 8-bit cards uses some of the 16-bit extension pins to get more interrupts.

8-bit card:



(At the card)



(At the computer)

16-bit card:

(At the card)

(At the computer)

Signal Descriptions:

+5, -5, +12, -12

Power supplies. -5 is often not implimented.

AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer. When AEN is active, the DMA Controller has control of the address bus as the memory and I/O read/write command lines.

BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE. Some references refer to this signal as Buffered Address Latch Enable, or just Address Latch Enable (ALE). The Buffered-Address Latch Enable is used to latch SA0-19 on the falling edge. This signal is forced high during DMA cycles.

BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 4.77 to 8 MHz typical. 8.3 MHz is specified as the maximum, but many systems allow this clock to be set to 12 MHz and higher.

DACKx

DMA Acknowledge. The active-low DMA Acknowledge 0 to 3 and 5 to 7 are the corresponding acknowledge signals for DRQ 0-3, 5-7.

DRQx

DMA Request. These signals are asynchronous channel requests used by I/O channel devices to gain DMA service. DMA request channels 0-3 are for 8-bit data transfer. DAM request channels 5-7 are for 16-bit data transfer. DMA request channel 4 is used internally on the system board. DMA requests should be held high until the corresponding DACK line goes active. DMA requests are serviced in the following priority sequence:

High: DRQ 0, 1, 2, 3, 5, 6, 7 Lowest

IOCS16

I/O size 16. Generated by a 16 bit slave when addressed by a bus master. The active-low I/O Chip Select 16 indicates that the current transfer is a 1 wait state, 16 bit I/O cycle. Open Collector.

I/O CH CK

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a

PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts) and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an NMI to reach the cpu. The I/O Channel Check is an active-low signal which indicates that a parity error exists in a device on the I/O channel.

I/O CH RDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long (15 microseconds, typical) can prevent RAM refresh cycles on some systems. This signal is called IOCHRDY (I/O Channel Ready) by some references. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers. This signal is pulled low by a memory or I/O device to lengthen memory or I/O read/write cycles. It should only be held low for a maimum of 2.5 microseconds.

IOR

The I/O Read is an active-low signal which instrucs the I/O device to drive its data onto the data bus, SD0-SD15.

IOW

The I/O Write is an active-low signal which instructs the I/O device to read data from the data bus, SD0-SD15.

IRQx

Interrupt Request. IRQ2 has the highest priority. IRQ 10-15 are only available on AT machines, and are higher priority than IRQ 3-7. The Interrupt Request signals which indicate I/O service attention. They are prioritized in the following sequence: Highest IRQ 9(2),10,11,12,14,3,4,5,6,7

LAxx

Latchable Address lines. Combine with the lower address lines to form a 24 bit address space (16 MB) These unlatched address signals give the system up to 16 MB of address ability. The are valid when "BALE" is high.

MASTER

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle. This active-low signal is used in conjuction with a DRQ line by a processor on the I/O channel to gain control of the system. The I/O processor first issues a DRQ, and upon recieving the corresponding DACK, the I/O processor may assert MASTER, which will allow it to control the system address, data and control lines. This signal should not be assrted for more than 15 microseconds, or system memory may be corrupted du to the lack of memory refresh activity.

MEMCS16

The active-low Memory Chip Select 16 indicates that the current data transfer is a 1 wait state, 16 bit data memory cycle.

MEMR

The Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active on all memory read cycles.

MEMW

The Memory Write is an active-low signal which instructs memory devices to store data present on the data bus SD0-SD15. This signal is active on all memory write cycles.

NOWS

No Wait State. Used to shorten the number of wait states generated by the default ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

OSC

Oscillator, 14.31818 MHz, 50% Duty Cycle. Frequency varies. This was originally divided by 3 to provide the 4.77 MHz cpu clock of early PCs, and divided by 12 to produce the 1.19 MHz system clock. Some references have placed this signal as low as 1 MHz (possibly referencing the system clock), but most modern systems use 14.318 MHz.

This frequency (14.318 MHz) is four times the television colorburst frequency. Refresh timing on many PC's is based on OSC/18, or approximately one refresh cycle every 15 microseconds. Many modern motherboards allow this rate to be changed, which frees up some bus cycles for use by software, but also can cause memory errors if the system RAM cannot handle the slower refesh rates.

REFRESH

Refresh. Generated when the refresh logic is bus master. This active-low signal is used to indicate a memory refresh cycle is in progress. An ISA device acting as bus master may also use this signal to initiate a refresh cycle.

RESET

This signal goes low when the machine is powered up. Driving it low will force a system reset. This signal goes high to reset the system during powerup, low line-voltage or hardware reset. ????????????????

SA0-SA19

System Address Lines, tri-state. The System Address lines run from bit 0 to bit 19. They are latched on to the falling edge of "BALE".

SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer. The System Bus High Enable indicates high byte transfer is occuring on the data bus SD8-SD15. This may also indicate an 8 bit transfer using the upper half of the bus data (if an odd address is present).

SD0-SD16

System Data lines, or Standard Data Lines. They are bidrectional and tri-state. On most systems, the data lines float high when not driven. These 16 lines provide for data transfer between the processor, memory and I/O devices.

SMEMR

System Memory Read Command line. Indicates a memory read in the lower 1 MB area. This System Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.

SMEMW

System Memory Write Commmand line. Indicates a memory write in the lower 1 MB area. The System Memory Write is an active-low signal which instructs memory devices to store data preset on the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.

T/C

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete. Terminal Count provides a pulse when the terminal count for any DMA channel is reached.

8 Bit Memory or I/O Transfer Timing Diagram (4 wait states shown)

BCLK		_ 	_	 W1	 	I N3	 	
BALE		I	_					
AEN								
SAO-SA19			<					>-
Command Line (IORC,IOWC, SMRDC, or SMWI			I					I
SD0-SD7							<	>

(READ)		
SD0-SD7	<	>
(WRITE)		

Note: W1 through W4 indicate wait cycles.

BALE is placed high, and the address is latched on the SA bus. The slave device may safely sample the address during the falling edge of BALE, and the address on the SA bus remains valid until the end of the transfer cycle. Note that AEN remains low throughout the entire transfer cycle.

The command line is then pulled low (IORC or IOWC for I/O commands, SMRDSC or SMWTC for memory commands, read and write respectively). For write operations, the data remaines on the SD bus for the remainder of the transfer cycle. For read operations, the data must be valid on the falling edge of the last cycle.

NOWS is sampled at the midpoint of each wait cycle. If it is low, the transfer cycle terminates without further wait states. CHRDY is sampled during the first half of the clock cycle. If it is low, further wait cycles will be inserted.

The default for 8 bit transfers is 4 wait states. Some computers allow the number of default wait states to be changed.

16 Bit Memory or I/O Transfer Timing Diagram (1 wait state shown)

BCLK			lll
AEN [2]			
LA17-LA23		>-[1]	
BALE	I	—- 	
SBHE		I	
SA0-SA19		<	_>
		<u> </u>	

M16	* * [4]	
IO16 [3] -	*	
Command Line (IORC,IOWC, MRDC, or MWTC)	 - I	. <u></u>
SD0-SD7 (READ)	 	>
SD0-SD7 (WRITE)	 -<	>

An asterisk (*) denotes the point where the signal is sampled.

- [1] The portion of the address on the LA bus for the NEXT cycle may now be placed on the bus. This is used so that cards may begin decoding the address early. Address pipelining must be active.
- [2] AEN remains low throughout the entire transfer cycle, indicating that a normal (non-DMA) transfer is occurring.
- [3] Some bus controllers sample this signal during the same clock cycle as M16, instead of during the first wait state, as shown above. In this case, IO16 needs to be pulled low as soon as the address is decoded, which is before the I/O command lines are active.
- [4] M16 is sampled a second time, in case the adapter card did not active the signal in time for the first sample (usually because the memory device is not monitoring the LA bus for early address information, or is waiting for the falling edge of BALE).

16 bit transfers follow the same basic timing as 8 bit transfers. A valid address may appear on the LA bus prior to the beginning of the transfer cycle. Unlike the SA bus, the LA bus is not latched, and is not valid for the entire transfer cycle (on most computers). The LA bus should be latched on the falling edge of BALE. Note that on some systems, the LA bus signals will follow the same timing as the SA bus. On either type of system, a valid address is present on the falling edge of BALE.

I/O adapter cards do not need to monitor the LA bus or BALE, since I/O addresses are always within the address space of the SA bus.

SBHE will be pulled low by the system board, and the adapter card must respond with IO16 or M16 at the appropriate time, or else the transfer will be split into two seperate 8 bit transfers. Many systems expect IO16 or M16 before the command lines are valid. This requires that IO16 or M16 be pulled low as soon as the address is decoded (before it is known whether the cycle is I/O or Memory). If the system is starting a memory

cycle, it will ignore IO16 (and vice-versa for I/O cycles and M16).

For read operations, the data is sampled on the rising edge of the last clock cycle. For write operations, valid data appears on the bus before the end of the cycle, as shown in the timing diagram. While the timing diagram indicates that the data needs to be sampled on the rising clock, on most systems it remains valid for the entire clock cycle.

The default for 16 bit transfers is 1 wait state. This may be shortened or lengthened in the same manner as 8 bit transfers, via NOWS and CHRDY. Many systems only allow 16 bit memory devices (and not I/O devices) to transfer using 0 wait states (NOWS has no effect on 16 bit I/O cycles).

SMRDC/SMWTC follow the same timing as MRDC/MWTC respectively when the address is within the lower 1 MB. If the address is not within the lower 1 MB boundary, SMRDC/SMWTC will remain high during the entire cycle.

It is also possible for an 8 bit bus cycle to use the upper portion of the bus. In this case, the timing will be similar to a 16 bit cycle, but an odd address will be present on the bus. This means that the bus is transferring 8 bits using the upper data bits (SD8-SD15).

Shortening or Lengthening the bus cycle:

BCLK	W		M	M		M	
_ _ _		- <u>-</u>				I	
3	Transfer	1	T1	ransfer 2	2	- Tr	ansfer
BALE							
	 	- l					
SBHE	_						
			_ [I		
SAO-SA19							

<	><	><	>
1016			
I	*	· *	
CHRDY			
	*	 * * [1]	
NOWS			
IORC			* [2]
l	11	lI	I
SD0-SD15			
	>	>	
<>	*	*	

An asterisk (*) denotes the point where the signal is sampled. W=Wait Cycle

This timing diagram shows three different transfer cycles. The first is a 16 bit standard I/O read. This is followed by an almost identical 16 bit I/O read, with one wait state inserted. The I/O device pulls CHRDY low to indicate that it is not ready to complete the transfer (see [1]). This inserts a wait cycle, and CHRDY is again sampled. At this second sample, the I/O device has completed its operation and released CHRDY, and the bus cycle now terminates. The third cycle is an 8 bit transfer, which is shortened to 1 wait state (the default is 4) by the use of NOWS.

I/O Port Addresses

Note: Only the first 10 address lines are decoded for I/O operations. This limits the I/O address space to address 3FF (hex) and lower. Some systems allow for 16 bit I/O address space, but may be limited due to some I/O cards only decoding 10 of these 16 bits.

Port (hex)	Port Assignments
000-00F	DMA Controller
010-01F	DMA Controller (PS/2)
020-02F	Master Programmable Interrupt Controller
	(PIC)
030-03F	Slave PIC
040-05F	Programmable Interval Timer (PIT)
060-06F	Keyboard Controller
070-071	Real Time Clock
080-083	DMA Page Register
090-097	Programmable Option Select (PS/2)
0A0-0AF	PIC #2
0C0-0CF	DMAC #2
0E0-0EF	reserved
0F0-0FF	Math coprocessor, PCJr Disk Controller
100-10F	Programmable Option Select (PS/2)
110-16F	AVAILABLE
170-17F	Hard Drive 1 (AT)
180-1EF	AVAILABLE
1F0-1FF	Hard Drive 0 (AT)
200-20F	Game Adapter
210-217	Expansion Card Ports
220-26F	AVAILABLE
278-27F	
280-2A1	AVAILABLE
2A2-2A3	clock
2B0-2DF	EGA/Video
2E2-2E3	Data Acquisition Adapter (AT)
2E8-2EF	
2F0-2F7	
2F8-2FF	Serial Port COM2
300-31F	Prototype Adapter, Periscope Hardware

	Debugger
320-32F	AVAILABLE
330-33F	Reserved for XT/370
340-35F	AVAILABLE
360-36F	Network
370-377	Floppy Disk Controller
378-37F	Parallel Port 2
380-38F	SDLC Adapter
390-39F	Cluster Adapter
3A0-3AF	reserved
3B0-3BF	Monochome Adapter
3BC-3BF	Parallel Port 1
3C0-3CF	EGA/VGA
3D0-3DF	Color Graphics Adapter
3E0-3EF	Serial Port COM3
3F0-3F7	Floppy Disk Controller
3F8-3FF	Serial Port COM1
0 11 1	

Soundblaster cards usually use I/O ports 220-22F. Data acquisition cards frequently use 300-31F.

DMA Read and Write

The ISA bus uses two DMA controllers (DMAC) cascaded together. The slave DMAC connects to the master DMAC via DMA channel 4 (channel 0 on the master DMAC). The slave therefore gains control of the bus through the master DMAC. On the ISA bus, the DMAC is programmed to use fixed priority (channel 0 always has the highest priority), which means that channel 0-4 from the slave have the highest priority (since they connect to the master channel 0), followed by channels 5-7 (which are channel 1-3 on the master).

The DMAC can be programmed for read transfers (data is read from memory and written to the I/O device), write transfers (data is read from the I/O device and written to memory), or verify transfers (neither a read or a write - this was used by DMA CH0 for DRAM refresh on early PCs).

Before a DMA transfer can take place, the DMA Controller (DMAC) must be programmed. This is done by writing the start address and the number of bytes to transfer (called the transfer count) and the direction of the transfer to the DMAC. After the DMAC has been programmed, the device may activate the appropriate DMA request (DRQx) line.

Slave DMA Controller

I/O Port

- 0000 DMA CH0 Memory Address Register Contains the lower 16 bits of the memory address, written as two consecutive bytes.
- 0001 DMA CH0 Transfer Count
 Contains the lower 16 bits of the transfer count, written as two consecutive bytes.
- 0002 DMA CH1 Memory Address Register
- 0003 DMA CH1 Transfer Count
- 0004 DMA CH2 Memory Address Register
- 0005 DMA CH2 Transfer Count
- 0006 DMA CH3 Memory Address Register
- 0007 DMA CH3 Transfer Count
- 0008 DMAC Status/Control Register

Status (I/O read) bits 0-3: Terminal Count, CH 0-3

- bits 4-7: Request CH0-3

Control (write)

- bit 0: Mem to mem enable (1 = enabled)
- bit 1: ch0 address hold enable (1 = enabled)
- bit 2: controller disable (1 = disabled)
- bit 3: timing (0 = normal, 1 = compressed)
- bit 4: priority (0 = fixed, 1 = rotating)
- bit 5: write selection (0 = late, 1 = extended)
- bit 6: DRQx sense asserted (0 = high, 1 = low)
- bit 7: DAKn sense asserted (0 = low, 1 = high)
- 0009 Software DRQn Request
 - bits 0-1: channel select (CH0-3)
 - bit 2: request bit (0 = reset, 1 = set)
- 000 DMA mask register
- A bits 0-1: channel select (CH0-3)
 - bit 2: mask bit (0 = reset, 1 = set)
- 000 DMA Mode Register
- B bits 0-1: channel select (CH0-3)
 - bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read transfer, 11 = reserved
 - bit 4: Auto init (0 = disabled, 1 = enabled)
 - bit 5: Address (0 = increment, 1 = decrement)
 - bits 6-7: 00 = demand transfer mode, 01 = single transfer

```
mode, 10 = block transfer mode, 11 = cascade mode
000
     DMA Clear Byte Pointer
     Writing to this causes the DMAC to clear the pointer used
C
     to keep track of 16 bit data transfers into and out of the
     DMAC for hi/low byte sequencing.
     DMA Master Clear (Hardware Reset)
000
\mathsf{D}
000
     DMA Reset Mask Register - clears the mask register
F
000F DMA Mask Register
     - bits 0-3: mask bits for CH0-3 (0 = not masked, 1 =
     masked)
0081 DMA CH2 Page Register (address bits A16-A23)
0082 DMA CH3 Page Register
0083 DMA CH1 Page Register
0087 DMA CH0 Page Register
0089 DMA CH6 Page Register
800
    DMA CH7 Page Register
Α
800
     DMA CH5 Page Register
B
Master DMA Controller
I/O
      Port
00C0 DMA CH4 Memory Address Register
      Contains the lower 16 bits of the memory address, written
      as two consecutive bytes.
00C2 DMA CH4 Transfer Count
      Contains the lower 16 bits of the transfer count, written as
      two consecutive bytes.
00C4 DMA CH5 Memory Address Register
00C6 DMA CH5 Transfer Count
00C8 DMA CH6 Memory Address Register
00C DMA CH6 Transfer Count
Α
00C
      DMA CH7 Memory Address Register
```

C

```
00C DMA CH7 Transfer Count
E
00D0 DMAC Status/Control Register
      Status (I/O read) bits 0-3: Terminal Count, CH 4-7
      - bits 4-7: Request CH4-7
      Control (write)- bit 0: Mem to mem enable (1 = enabled)
      - bit 1: ch0 address hold enable (1 = enabled)
      - bit 2: controller disable (1 = disabled)
      - bit 3: timing (0 = normal, 1 = compressed)
      - bit 4: priority (0 = fixed, 1 = rotating)
      - bit 5: write selection (0 = late, 1 = extended)
      - bit 6: DRQx sense asserted (0 = high, 1 = low)
      - bit 7: DAKn sense asserted (0 = low, 1 = high)
00D2 Software DRQn Request
      - bits 0-1: channel select (CH4-7)
      - bit 2: request bit (0 = reset, 1 = set)
00D4 DMA mask register
      - bits 0-1: channel select (CH4-7)
      - bit 2: mask bit (0 = reset, 1 = set)
00D6 DMA Mode Register
      - bits 0-1: channel select (CH4-7)
      - bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read
      transfer, 11 = reserved
      - bit 4: Auto init (0 = disabled, 1 = enabled)
      - bit 5: Address (0 = increment, 1 = decrement)
      - bits 6-7: 00 = demand transfer mode, 01 = single transfer
      mode, 10 = block transfer mode, 11 = cascade mode
00D8 DMA Clear Byte Pointer
      Writing to this causes the DMAC to clear the pointer used
      to keep track of 16 bit data transfers into and out of the
      DMAC for hi/low byte sequencing.
      DMA Master Clear (Hardware Reset)
00D
Α
00D
      DMA Reset Mask Register - clears the mask register
\mathsf{C}
      DMA Mask Register
00D
      - bits 0-3: mask bits for CH4-7 (0 = not masked, 1 =
Ε
```

masked)

Single Transfer Mode

The DMAC is programmed for transfer. The DMA device requests a transfer by driving the appropriate DRQ line high. The DMAC responds by asserting AEN and acknowledges the DMA request through the appropriate DAK line. The I/O and memory command lines are also asserted. When the DMA device sees the DAK signal, it drops the DRQ line.

The DMAC places the memory address on the SA bus (at the same time as the command lines are asserted), and the device either reads from or writes to memory, depending on the type of transfer. The transfer count is incrimented, and the address incrimented/decrimented. DAK is de-asserted. The cpu now once again has control of the bus, and continues execution until the I/O device is once again ready for transfer. The DMA device repeats the procedure, driving DRQ high and waiting for DAK, then transferring data. This continues for a number of cycles equal to the transfer count. When this has been completed, the DMAC signals the cpu that the DMA transfer is complete via the TC (terminal count) signal.

BCLK		
DRQx		
AEN		I
DAKx		
SAO-SA15	<	_>
Command Line (IORC, MRDC)	lI	
SD0-SD7 (READ)		
SD0-SD7 (WRITE)	<	_>

Block Transfer Mode

The DMAC is programmed for transfer. The device attempting DMA transfer drives the appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. In response to the DAK signal, the DMA device drops DRQ. The DMAC places the address for DMA transfer on the address bus. Both the memory and I/O command lines are asserted (since DMA involves both an I/O and a memory device). AEN prevents I/O devices from responding to the I/O command lines, which would not result in proper operation since the I/O lines are active, but a memory address is on the address bus. The data transfer is now done (memory read or write), and the DMAC incriments/decriments the address and begins another cycle. This continues for a number of cycles equal to the DMAC transfer count. When this has been completed, the terminal count signal (TC) is generated by the DMAC to inform the cpu that the DMA transfer has been completed.

Note: Block transfer must be used carefully. The bus cannot be used for other things (like RAM refresh) while block mode transfers are being done.

Demand Transfer Mode

The DMAC is programmed for transfer. The device attempting DMA transfer drives the appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. Unlike single transfer and block transfer, the DMA device does not drop DRQ in response to DAK. The DMA device transfers data in the same manner as for block transfers. The DMAC will continue to generate DMA cycles as long as the I/O device asserts DRQ. When the I/O device is unable to continue the transfer (if it no longer had data ready to transfer, for example), it drops DRQ and the cpu once again has control of the bus. Control is returned to the DMAC by once again asserting DRQ. This continues until the terminal count has been reached, and the TC signal informs the cpu that the transfer has been completed.

Interrupts on the ISA bus

Name	Interr	Description
	upt	
NMI	2	Parity Error, Mem Refresh
IRQ0	8	8253 Channel 0 (System
		Timer)
IRQ1	9	Keyboard
IRQ2	Α	Cascade from slave PIC
IRQ3	В	COM2
IRQ4	С	COM1
IRQ5	D	LPT2

```
IRQ6 E
             Floppy Drive Controller
IRQ7
      F
             IPT1
IRQ8
      F
             Real Time Clock
IRQ9
             Redirection to IRQ2
IRQ1
             Reserved
IRQ11 F
             Reserved
IRQ1
             Mouse Interface
IRQ1
      F
             Coprocessor
IRQ1
      F
             Hard Drive Controller
IRQ1 F
             Reserved
5
```

IRQ0,1,2,8, and 13 are not available on the ISA bus.

The IBM PC and XT had only a single 8259 interrupt controller. The AT and later machines have a second interrupt controller, and the two are used in a master/slave combination. IRQ2 and IRQ9 are the same pin on most ISA systems. Interrupts on most systems may be either edge triggered or level triggered. The default is usually edge triggered, and active high (low to high transition). The interrupt level must be held high until the first interrupt acknowledge cycle (two interrupt acknowledge bus cycles are generated in response to an interrupt request).

The software aspects of interrupts and interrupt handlers is intentionally omitted from this document, due to the numerous syntactical differences in software tools and the fact that adequate documentation of this topic is usually provided with development software.

Bus Mastering:

An ISA device may take control of the bus, but this must be done with caution. There are no safety mechanisms involved, and so it is easily possible to crash the entire system by incorrectly taking control of the bus. For example, most systems require bus cycles for DRAM refresh. If the ISA bus master does not relinquish control of the bus or generate its own DRAM refresh cycles every 15 microseconds, the system RAM can become corrupted. The ISA adapter card can generate refresh cycles without relinquishing control of the bus by asserting REFRESH. MRDC can be then monitored to determine when the refresh cycle ends.

To take control of the bus, the device first asserts its DRQ line. The DMAC sends a hold request to the cpu, and when the DMAC receives a hold acknowledge, it asserts the appropriate DAK line corresponding to the DRQ line asserted. The device is now the bus master. AEN is asserted, so if the device wishes to access I/O devices, it must

assert MASTER16 to release AEN. Control of the bus is returned to the system board by releasing DRQ.

Contributor: <u>Joakim Ögren</u>, <u>Niklas Edmundsson</u>, <u>Mark Sokos</u>, <u>Pieter Hollants</u>

Sources: Mark Sokos ISA page

Sources: "ISA System Architecture, 3rd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40996-8 Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40995-

Χ

Sources: "Microcomputer Busses" by R.M. Cram ISBN 0-12-196155-9 Sources: HelpPC v2.10 Quick Reference Utility, by David Jurgens

Sources: ZIDA 80486 Mother Board User's Manual, OPTi 486, 82C495sx

Please send any comments to <u>Joakim Ögren</u>.

This the e-mail address:

nikke@ing.umu.se

Choose this address in your e-mail reader.

This the e-mail address: fxmts205@rz.uni-frankfurt.de Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/isa.txt
Open this address in your WWW browser.

EISA Connector



EISA

EISA=Extended Industry Standard Architecture. Developed by Compaq, AST, Zenith, Tandy...

```
(component side)
         ISA-16bit ___
                   ISA-8bit
         ||||| A1(front)/B1(back)
         | | | | | EISA:
E1(front)/F1(back)
              C1/D1
             G1/H1
A,C,E,G=Component Side
A,B,F,H=Sold Side
```

(At the computer)

62+38 PIN EDGE CONNECTOR at the computer.

Pin	Name	Description
E1	CMD#	Command Phase
E2	START#	Start Phase
E3	EXRDY	EISA Ready
E4	EX32#	EISA Slave Size 32
E5	GND	Ground
E6	KEY	Access Key
E7	EX16#	EISA Slave Size 16
E8	SLBURS	Slave Burst
	T#	
E9	MSBUR	Master Burst
	ST#	
E10	W/R#	Write/Read
E11	GND	Ground
E12	RES	Reserved
E13	RES	Reserved
E14	RES	Reserved
E15	GND	Ground
E16	KEY	Access Key
E17	BE1#	Byte Enable 1

E18	LA31#	Latchable Addressline 31
E19 E20	GND LA30#	Ground Latchable
E21	LA28#	Addressline 30 Latchable
E22	LA27#	Addressline 28 Latchable
E23	LA25#	Addressline 27 Latchable
E24	GND	Addressline 25 Ground
E25	KEY	Access Key
E26	LA15	Latchable Addressline 15
E27	LA13	Latchable
E28	LA12	Addressline 13 Latchable
LZU	LAIZ	Addressline 12
E29	LA11	Latchable Addressline 11
E30	GND	Ground
E31	LA9	Latchable Addressline 9
		Addicssilic 5
F1 F2	GND +5V	Ground +5 VDC
F3	+5V	+5 VDC
F4 F5		
F6	KEY	Access Key
F7 F8		
F9	+12V	+12 VDC
F10 F11	M/IO# LOCK#	Memory/Input-Output Lock bus
F12		Reserved

GND RES BE3# KEY BE2# BE0# GND +5V LA29#	Ground Reserved Byte Enable 3 Access Key Byte Enable 2 Byte Enable 0 Ground +5 VDC Latchable Addressline 29
GND	Ground Latchable
LAZU#	Addressline 26
LA24#	Latchable
	Addressline 24
	Access Key
LA16	Latchable Addressline 16
I A14	Latchable
	Addressline 14
+5V	+5 VDC
+5V	+5 VDC
GND	Ground
LA10	Latchable
	Addressline 10
LA7	Latchable
0115	Addressline 7
	Ground
LA4	Latchable Addressline 4
ΙΔ3	Latchable
Lito	Addressline 3
GND	Ground
KEY	Access Key
D17	Data 17
D19	Data 19
	RES BE3# KEY BE2# BE0# GND +5V LA29# GND LA26# LA14 +5V GND LA10 LA7 GND LA4 LA3 GND KEY D17

G14 G15 G16	D26 D28 KEY GND D30	Data 20 Data 22 Ground Data 25 Data 26 Data 28 Access Key Ground Data 30
	MREQx	Data 31 Master Request
H1	LA8	Latchable Addressline 8
H2	LA6	Latchable
Н3	LA5	Addressline 6 Latchable Addressline 5
H4	+5V	+5 VDC
H5	LA2	Latchable Addressline 2
H6	KEY	Access Key
H7	D16	Data 16
H8	D18	Data 18
H9	GND	Ground
H10	D21	Data 21
H11	D23	Data 23
H12	D24	Data 24
H13	GND	Ground
H14	D27	Data 27
H15	KEY	Access Key
H16 H17	D29 +5V	Data 29 +5 VDC
H18	+5V +5V	+5 VDC +5 VDC
H19	MAKx	Master Acknowledge

Contributor: <u>Joakim Ögren</u>, <u>Mark Sokos</u>

Sources: Mark Sokos EISA page

Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-

Χ

Sources: <u>comp.sys.ibm.pc.hardware.* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/eisa.txt Open this address in your WWW browser.

EISA (Tech) Connector



EISA (Technical)

This section is currently based soly on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the EISA Bus, so that hobbyists and ametuers can design their own EISA compatible cards.

It is not intended to provide complete coverage of the EISA standard.

EISA is an acronym for Extended Industry Standard Architecture. It is an extension of the ISA architecture, which is a standardized version of the bus originally developed by IBM for their PC computers. EISA is upwardly compatible, which means that cards originally designed for the 8 bit IBM bus (often referred to as the XT bus) and cards designed for the 16 bit bus (referred to as the AT bus, and also as the ISA bus), will work in an EISA slot. EISA specific cards will not work in an AT or an XT slot.

The EISA connector uses multiple rows of connectors. The upper row is the same as a regular ISA slot, and the lower row contains the EISA extension. The slot is keyed so that ISA cards cannot be inserted to the point where they connet with the EISA signals.

Signal Descriptions

+5, -5, +12, -12

Power supplies. -5 is often not implimented.

AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer.

BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE.

BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 8.33 MHz is specified as the maximum, but many systems allow this clock to be set to 10 MHz and higher.

BE(x)

Byte Enable. Indicates to the slave device which bytes on the data bus contain valid data. A 16 bit transfer would assert BE0 and BE1, for example, but not BE2 or BE3.

CHCHK

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a

PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts) and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an NMI to reach the cpu.

CHRDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long can cause problems on some systems. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers.

CMD

Command Phase. This signal indicates that the current bus cycle is in the command phase. After the start phase (see START), the data is transferred during the CMD phase. CMD remains asserted from the falling edge of START until the end of the bus cycle.

SD0-SD16

System Data lines. They are bidrectional and tri-state.

DAKx

DMA Acknowledge.

DRQx

DMA Request.

EX16

EISA Slave Size 16. This is used by the slave device to inform the bus master that it is capable of 16 bit transfers.

EX32

EISA Slave Size 32. This is used by the slave device to inform the bus master that it is capable of 32 bit transfers.

EXRDY

EISA Ready. If this signal is asserted, the cycle will end on the next rising edge of BCLK. The slave device drives this signal low to insert wait states.

1016

I/O size 16. Generated by a 16 bit slave when addressed by a bus master.

IORC

I/O Read Command line.

IOWC

I/O Write Command line.

IRQx

Interrupt Request. IRQ2 has the highest priority.

LAxx

Latchable Address lines.

LOCK

Asserting this signal prevents other bus masters from requesting control of the bus.

MAKx

Master Acknowledge for slot x: Indicates that the bus master request (MREQx) has been granted.

MASTER16

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle.

M/IO

Memory/Input-Output. This is used to indicate whether the current bus cycle is a memory or an I/O operation.

M16

Memory Access, 16 bit

MRDC

Memory Read Command line.

MREQx

Master Request for Slot x: This is a slot specific request for the device to become the bus master.

MSBURST

Master Burst. The bus master asserts this signal in response to SLBURST. This tells the slave device that the bus master is also capable of burst cycles.

MWTC

Memory Write Command line.

NOWS

No Wait State. Used to shorten the number of wait states generated by the default ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

OSC

Oscillator, 14.318 MHz, 50% Duty Cycle. Frequency varies.

REFRESH

Refresh. Generated when the refresh logic is bus master.

RESDRV

This signal goes low when the machine is powered up. Driving it low will force a system reset.

SA0-SA19

System Address Lines, tri-state.

SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer.

SLBURST

Slave Burst. The slave device uses this to indicate that it is capable of burst cycles. The bus master will respond with MSBURST if it is also capable of burst cycles.

SMRDC

Standard Memory Read Command line. Indicates a memory read in the lower 1 MB area.

SMWTC

Standard Memory Write Commmand line. Indicates a memory write in the lower 1 MB area.

START

Start Phase. This signal is low when the current bus cycle is in the start phase. Address and M/IO signals are decoded during this phase. Data is transferred during the command phase (indicated by CMD).

TC

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete.

W/R

Write or Read. Used to indicate if the current bus cycle is a read or a write operation.

Contributor: <u>Joakim Ögren</u>, <u>Mark Sokos</u>

Sources: Mark Sokos EISA page

Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-

Please send any comments to Joakim Ögren.

PCI Connector



PCI

PCI=Peripheral Component Interconnect

	•	l Card 32/64 bi				
 	PCI	Component	Side (sid	е В)		
 					optiona	1
		mandatory 32-1	oit pins		64-bit pi	ns
Ī			-	-	-	
		b11 b14	b49	b52 b62	b63	b94
PCI	5V Card 3	32/64 bit			optiona	1
		mandatory 32-1	oit pins		64-bit pi	ns
Ι	' _		-	-	-1111111111	1111
PCI 	3.3V Card	d 32/64 bit			optiona	1
		mandatory 32-1	oit pins		64-bit pi	ns
1	 _				-	1111
	At the comp 22 PIN EDGE	puter) E CONNECTOR at tl	ne computer			
Pin	+5V	+3.3 Univers	Descrip			
A1	TRST	V al	Test Log	ic Reset		
A2	+12V		+12 VD0			
A3	TMS		Test Mde	e Select		
A4	TDI		Test Dat	a Input		
A5	+5V		+5 VDC			
A6	INTA		Interrupt	Α		

A7 A8 A9	INTC +5V RESV 01			Interrupt C +5 VDC Reserved VDC
A10	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V)
A11	RESV 03			Reserved VDC
A12	GND0 3	(OPE N)	(OPEN)	Ground or Open (Key)
A13		,	(OPEN)	Ground or Open (Key)
A14	RESV 05	,		Reserved VDC
A15	RESE T			Reset
A16	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V)
A17 A18	GNT GND0 8	·		Grant PCI use Ground
A19	RESV 06			Reserved VDC
A20 A21	AD30 +3.3V 01			Address/Data 30 +3.3 VDC
A22 A23 A24	AD28 AD26 GND1 0			Address/Data 28 Address/Data 26 Ground
A25 A26	AD24 IDSEL			Address/Data 24 Initialization Device Select
A27	+3.3V 03			+3.3 VDC
A28 A29	AD22 AD20			Address/Data 22 Address/Data 20

A30	GND1 2	Ground
A31 A32 A33	AD18 AD16	Address/Data 18 Address/Data 16 +3.3 VDC
A34	05 FRAM E	Address or Data phase
A35	GND1 4	Ground
A36 A37	TRDY GND1 5	Target Ready Ground
A38 A39	STOP +3.3V 07	Stop Transfer Cycle +3.3 VDC
A40	SDON E	Snoop Done
A41 A42	SBO GND1 7	Snoop Backoff Ground
A43 A44 A45	PAR	Parity Address/Data 15 +3.3 VDC
A46 A47 A48	AD13 AD11 GND1 9	Address/Data 13 Address/Data 11 Ground
A49 A52	AD9 C/BE0	Address/Data 9 Command, Byte Enable 0
A53	+3.3V 11	+3.3 VDC
A54 A55 A56	AD6 AD4 GND2	Address/Data 6 Address/Data 4 Ground

A57 A58 A59 A60 A61 A62	1 AD2 AD0 +5V REQ6 4 VCC1 1 VCC1 3	+3.3 V	Signal Rail	Address/Data 2 Address/Data 0 +V I/O (+5 V or +3.3 V) Request 64 bit ??? +5 VDC +5 VDC
A63 A64	GND C/ BE[7] #			Ground Command, Byte Enable 7
A65	 C/ BE[5] #			Command, Byte Enable 5
A66	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V)
A67	PAR6 4			Parity 64 ???
A68 A69	AD62 GND			Address/Data 62 Ground
A70	AD60			Address/Data 60
A71	AD58			Address/Data 58
A72	GND			Ground
A73	AD56			Address/Data 56
A74	AD54			Address/Data 54
A75	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V)
A76	AD52	•		Address/Data 52
A77	AD50			Address/Data 50
A78	GND			Ground
A79	AD48			Address/Data 48
A80	AD46			Address/Data 46

A81 A82 A83 A84	GND AD44 AD42 +5V	+3.3 V	Signal Rail	Ground Address/Data 44 Address/Data 42 +V I/O (+5 V or +3.3 V)
A85 A86 A87 A88 A89 A90 A91 A92 A93 A94	AD40 AD38 GND AD36 AD34 GND AD32 RES GND RES			Address/Data 40 Address/Data 38 Ground Address/Data 36 Address/Data 34 Ground Address/Data 32 Reserved Ground Reserved
B1 B2 B3 B4 B5 B6 B7 B8 B9	-12V TCK GND TDO +5V +5V INTB INTD PRSN T1			-12 VDC Test Clock Ground Test Data Output +5 VDC +5 VDC Interrupt B Interrupt D Reserved
B10	RES			+V I/O (+5 V or +3.3 V)
B11	PRSN T2			??
B12	GND	(OPE N)	(OPEN)	Ground or Open (Key)
B13	GND	,	(OPEN)	Ground or Open (Key)
B14 B15 B16	RES GND CLK	••/		Reserved VDC Reset Clock

B17 B18 B19	GND REQ +5V	+3.3 V	Signal Rail	Ground Request +V I/O (+5 V or +3.3 V)
B20 B21 B22 B23 B24 B25 B26	AD31 AD29 GND AD27 AD25 +3.3V C/BE3	•	raii	Address/Data 31 Address/Data 29 Ground Address/Data 27 Address/Data 25 +3.3VDC Command, Byte Enable 3
B27 B28 B29 B30 B31 B32 B33	AD23 GND AD21 AD19 +3.3V AD17 C/BE2			Address/Data 23 Ground Address/Data 21 Address/Data 19 +3.3 VDC Address/Data 17 Command, Byte Enable 2
B34	GND1 3			Ground
B35 B36	IRDY +3.3V 06			Initiator Ready +3.3 VDC
B37	DEVS EL			Device Select
B38	GND1			Ground
B39 B40 B41	LOCK PERR +3.3V 08			Lock bus Parity Error +3.3 VDC
B42 B43	SERR +3.3V			System Error +3.3 VDC
B44	09 C/BE1			Command, Byte

B45 B46	AD14 GND1			Enable 1 Address/Data 14 Ground
B47 B48 B49	8 AD12 AD10 GND2 0			Address/Data 12 Address/Data 10 Ground
B50	(OPE N)	GND	(OPEN)	Ground or Open (Key)
B51	•	GND	(OPEN)	Ground or Open (Key)
B52 B53 B54	AD8 AD7			Address/Data 8 Address/Data 7 +3.3 VDC
B55 B56 B57	AD5			Address/Data 5 Address/Data 3 Ground
B58 B59	AD1 VCC0 8			Address/Data 1 +5 VDC
B60	ACK6 4			Acknowledge 64 bit ???
B61	VCC1			+5 VDC
B62	VCC1 2			+5 VDC
B63 B64 B65	RES GND C/ BE[6] #			Reserved Ground Command, Byte Enable 6
B66	# C/ BE[4]			Command, Byte Enable 4

B67 B68 B69 B70	# GND AD63 AD61 +5V	+3.3 V	Signal Rail	Ground Address/Data 63 Address/Data 61 +V I/O (+5 V or +3.3 V)
B71 B72 B73 B74 B75 B76 B77 B78	AD59 AD57 GND AD55 AD53 GND AD51 AD49	•	· Gii	Address/Data 59 Address/Data 57 Ground Address/Data 55 Address/Data 53 Ground Address/Data 51 Address/Data 49
B79	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V)
B80 B81 B82 B83 B84 B85 B86 B87	AD47 AD45 GND AD43 AD41 GND AD39 AD37			Address/Data 47 Address/Data 45 Ground Address/Data 43 Address/Data 41 Ground Address/Data 39 Address/Data 37
B88 B89 B90	+5V AD35 AD33	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V) Address/Data 35 Address/Data 33
B91 B92 B93 B94	GND RES RES GND			Ground Reserved Reserved Ground

Notes: Pin 63-94 exists only on 64 bit PCI implementations.

Contributor: <u>Joakim Ögren</u>, <u>Phil Toms</u>

Source: ?

⁺V I/O is 3.3V on 3.3V boards, 5V on 5V boards, and define signal rails on the Universal board.

Please send any comments to <u>Joakim Ögren</u>.

This the e-mail address:

ptoms@m4.com

Choose this address in your e-mail reader.

PCI (Tech) Connector



PCI (Technical)

This section is currently based soly on the work by Mark Sokos.

This file is not intended to be a thorough coverage of the PCI standard. It is for informational purposes only, and is intended to give designers and hobbyists an overview of the bus so that they might be able to design their own PCI cards. Thus, I/O operations are explained in the most detail, while memory operations, which will usually not be dealt with by an I/O card, are only briefly explained. Hobbyists are also warned that, due to the higher clock speeds involved, PCI cards are more difficult to design than ISA cards or cards for other slower busses. Many companies are now making PCI prototyping cards, and, for those fortunate enough to have access to FPGA programmers, companies like Xilinx are offering PCI compliant designs which you can use as a starting point for your own projects.

For a copy of the full PCI standard, contact:

PCI Special Interest Group (SIG) PO Box 14070 Portland, OR 97214 1-800-433-5177 1-503-797-4207

Signal Descriptions:

AD(x)

Address/Data Lines.

CLK

Clock. 33 MHz maximum.

C/BE(x)

Command, Byte Enable.

FRAME

Used to indicate whether the cycle is an address phase or or a data phase.

DEVSEL

Device Select.

IDSEL

Initialization Device Select

INT(x)

Interrupt
IRDY
Initiator Ready
LOCK
Used to manage resource locks on the PCI bus.
REQ
Request. Requests a PCI transfer.
GNT
Grant. indicates that permission to use PCI is granted.
PAR
Parity. Used for AD0-31 and C/BE0-3.
PERR
Parity Error.
RST
Reset.
SBO
Snoop Backoff.
SDONE
Snoop Done.
SERR
System Error. Indicates an address parity error for special cycles or a system error.
STOP
Asserted by Target. Requests the master to stop the current transfer cycle.
TCK
Test Clock
TDI
Test Data Input
TDO
Test Data Output
TMS

Test Mode Select

TRDY

Target Ready

TRST

Test Logic Reset

The PCI bus treats all transfers as a burst operation. Each cycle begins with an address phase followed by one or more data phases. Data phases may repeat indefinately, but are limited by a timer that defines the maximum amount of time that the PCI device may control the bus. This timer is set by the CPU as part of the configuration space. Each device has its own timer (see the Latency Timer in the configuration space).

The same lines are used for address and data. The command lines are also used for byte enable lines. This is done to reduce the overall number of pins on the PCI connector.

The Command lines (C/BE3 to C/BE0) indicate the type of bus transfer during the address phase.

C/BE Command Type

- 0000 Interrupt Acknowledge
- 0001 Special Cycle
- 0010 I/O Read
- 0011 I/O Write
- 0100 reserved
- 0101 reserved
- 0110 Memory Read
- 0111 Memory Write
- 1000 reserved
- 1001 reserved
- 1010 Configuration Read
- 1011 Configuration Write
- 1100 Multiple Memory Read
- 1101 Dual Address Cycle
- 1110 Memory-Read Line
- 1111 Memory Write and Invalidate

The three basic types of transfers are I/O, Memory, and Configuration.

PCI timing diagrams:

CLK				

FRAME	- I				.	
AD	Address	>< ><	>< ><	>< ><	>- >-	
C/BE	<>< Command		able Sig	nals	>-	
IRDY						
TRDY	I					
DEVSEL						
PCI transfer cycle, 4 of CLK.	data phases	s, no wait sta	ates. Data i	s transferre	ed on the ris	sing edge
		[1]		[2]	[3]	
CLK	ll l_	_	_	_	_	I I
FRAME						
С			А		В	
AD	>>>>>>>>	<	> Data1	_	Data2	Data3
C/BE						

<	><						>
	_	Comman	d Byte	Enable	Signals		
							Wait
IRDY	_1						
			Wait		Wait		
TRDY			I	_ 	I		
			-				
DEVSEL						_1	

PCI transfer cycle, with wait states. Data is transferred on the rising edge of CLK at points labled A, B, and C.

Bus Cycles:

Interrupt Acknowledge (0000)

The interrupt controller automatically recognizes and reacts to the INTA (interrupt acknowledge) command. In the data phase, it transfers the interrupt vector to the AD lines.

Special Cycle (0001)

AD15-AD0	Description
0x0000	Processor
	Shutdown
0x0001	Processor Halt
0x0002	x86 Specific
	Code
0x0003 to	Reserved
0xFFFF	

I/O Read (0010) and I/O Write (0011)

Input/Output device read or write operation. The AD lines contain a byte address (AD0 and AD1 must be decoded). PCI I/O ports may be 8 or 16 bits. PCI allows 32 bits of address space. On IBM compatible machines, the Intel CPU is limited to 16 bits of I/O

space, which is further limited by some ISA cards that may also be installed in the machine (many ISA cards only decode the lower 10 bits of address space, and thus mirror themselves throughout the 16 bit I/O space). This limit assumes that the machine supports ISA or EISA slots in addition to PCI slots.

The PCI configuration space may also be accessed through I/O ports 0x0CF8 (Address) and 0x0CFC (Data). The address port must be written first.

Memory Read (0110) and Memory Write (0111)

A read or write to the system memory space. The AD lines contain a doubleword address. AD0 and AD1 do not need to be decoded. The Byte Enable lines (C/BE) indicate which bytes are valid.

Configuration Read (1010) and Configuration Write (1011)

A read or write to the PCI device configuration space, which is 256 bytes in length. It is accessed in doubleword units. AD0 and AD1 contain 0, AD2-7 contain the doubleword address, AD8-10 are used for selecting the addressed unit a the malfunction unit, and the remaining AD lines are not used.

Address	Bit 32	16	15	0
00 04 08	Unit ID Status Class Code		Manufactur Command	rer ID Revision
0 C	BIST Head	der	Latency	CLS
10-24	Base Ad	ddres	s Register	
28	Reserved			
2C	Reserved			
30	Expansion RO	OM Ba	se Address	
34	Reserved			
38	Reserved			
3C	MaxLat MnGN7	Γ	INT-pin	INT-line
40-FF	available fo	or PC	I unit	

Multiple Memory Read (1100)

This is an extension of the memory read bus cycle. It is used to read large blocks of memory without caching, which is beneficial for long sequential memory accesses.

Dual Address Cycle (1101)

Two address cycles are necessary when a 64 bit address is used, but only a 32 bit physical address exists. The least significant portion of the address is placed on the AD lines first, followed by the most significant 32 bits. The second address cycle also contains the command for the type of transfer (I/O, Memory, etc). The PCI bus supports a 64 bit I/O address space, although this is not available on Intel based PCs due to limitations of the CPU.

Memory-Read Line (1110)

This cycle is used to read in more than two 32 bit data blocks, typically up to the end of a cache line. It is more effecient than normal memory read bursts for a long series of sequential memory accesses.

Memory Write and Invalidate (1111)

This indicates that a minimum of one cache line is to be transferred. This allows main memory to be updated, saving a cache write-back cycle.

Bus Arbitration:

This section is under construction.

PCI Bios:

This section is under construction.

Contributor: Joakim Ögren, Mark Sokos

Sources: Mark Sokos PCI page

Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/pci.txt Open this address in your WWW browser.


VESA LocalBus (VLB) Connector



VESA LocalBus (VLB)

VLB=VESA Local Bus.

VESA=Video Electronics Standards Association.





(At the computer)

58 PIN EDGE CONNECTOR MALE at the card.58 PIN EDGE CONNECTOR FEMALE at the computer.

Pin	Name	Description
A1	D1	Data 1
A2	D3	Data 3
A3	GND	Ground
A4	D5	Data 5
A5	D7	Data 7
A6	D9	Data 9
A7	D11	Data 11
A8	D13	Data 13
A9	D15	Data 15
A10	GND	Ground
A11	D17	Data 17
A12	Vcc	+5 VDC

```
A13
      D19
              Data 19
A14
      D21
              Data 21
A15
      D23
              Data 23
A16
      D25
              Data 25
A17
      GND
              Ground
A18
      D27
              Data 27
A19
      D29
              Data 2
A20
      D31
              Data 31
A21
      A30
              Address 30
A22
      A28
              Address 28
A23
      A26
              Address 26
A24
      GND
              Ground
A25
      A24
              Address 24
A26
      A22
              Address 22
A27
      VCC
              +5 VDC
A28
      A20
              Address 20
A29
      A18
              Address 18
A30
      A16
              Address 16
A31
      A14
              Address 14
A32
      A12
              Address 12
A33
      A10
              Address 10
A34
      8A
              Address 8
A35
      GND
              Ground
A36
      A6
              Address 6
A37
      A4
              Address 4
A38
      WBAC
              Write Back
      K#
A39
      BE0#
              Byte Enable 0
A40
      VCC
              +5 VDC
      BE1#
A41
              Byte Enable 1
A42
      BE2#
              Byte Enable 2
A43
      GND
              Ground
A44
      BE3#
              Byte Enable 3
A45
      ADS#
              Address Strobe
A48
      LRDY# Local Ready
A49
      LDEV
              Local Device
```

```
A50
      LREQ
              Local Request
A51
      GND
              Ground
A52
      LGNT
              Local Grant
A53
      VCC
              +5 VDC
              Identification 2
A54
      ID2
A55
              Identification 3
      ID3
A56
              Identification 4
      ID4
A57
      LKEN#
A58
      LEADS Local Enable Address
              Strobe
      #
B1
      D0
              Data 0
B2
      D2
              Data 2
B3
      D4
              Data 4
B4
      D6
              Data 6
B5
      D8
              Data 8
B6
      GND
              Ground
              Data 10
B7
      D10
B8
      D12
              Data 12
B9
      VCC
              +5 VDC
B10
      D14
              Data 14
B11
      D16
              Data 16
      D18
B12
              Data 18
B13
      D20
              Data 20
B14
      GND
              Ground
B15
      D22
              Data 22
B16
      D24
              Data 24
B17
      D26
              Data 26
B18
      D28
              Data 28
B19
      D30
              Data 30
B20
      VCC
              +5 VDC
B21
      A31
              Address 31
B22
      GND
              Ground
B23
      A29
              Address 29
B24
      A27
              Address 27
B25
      A25
              Address 25
B26
      A23
              Address 23
```

```
B27
      A21
             Address 21
B28
      A19
             Address 19
B29
      GND
             Ground
B30
      A17
             Address 17
B31
      A15
             Address 15
      VCC
B32
             +5 VDC
B33
      A13
             Address 13
B34
      A11
             Address 11
      A9
B35
             Address 9
B36
      A7
             Address 7
B37
      A5
             Address 5
B38
      GND
             Ground
B39
      A3
             Address 3
      A2
B40
             Address 2
B41
      n/c
             Not connected
      RESET Reset
B42
      #
      DC#
B43
             Data/Command
B44
      M/IO#
             Memory/IO
      W/R#
             Write/Read
B45
      RDYRT Ready Return
B48
      N#
B49
      GND
             Ground
B50
      IRQ9
             Interrupt 9
B51
      BRDY# Burst Ready
      BLAST Burst Last
B52
      #
B53
      ID0
              Identification 0
             Identification 1
B54
      ID1
B55
      GND
             Ground
             Local Clock
      LCLK
B56
B57
      VCC
             +5 VDC
B58
      LBS16 Local Bus Size 16
      #
```

Contributor: Joakim Ögren

Source: comp.sys.ibm.pc.hardware.* FAQ Part 4, maintained by Ralph Valentino

Please send any comments to <u>Joakim Ögren</u>.

VESA LocalBus (VLB) (Tech) Connector



VESA LocalBus (VLB) (Technical)

This section is currently based soly on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the Vesa Local Bus, so that hobbyists and ametuers can design their own VLB compatible cards.

It is not intended to provide complete coverage of the VLB standard.

VLB Connectors are usually inline with ISA connectors, so that adapter cards may use both. However, the VLB is seperate, and does not need to connect to the ISA portion of the bus.

The 64 bit expansion of the bus (optional) does not add additional pins or connectors. Instead, it multiplexes the existing pins. The 32 bit VLB bus does not use the 64 bit signals shown in the above pinouts.

Signal Descriptions

A2-A31

Address Bus

ADS

Address Strobe

BE0-BE3

Byte Enable. Indicates that the 8 data lines corresponding to each signal will deliver valid data.

BLAST

Burst Last. Indicates a VLB Burst Cycle, which will complete with *BRDY. The VLB Burst cycle consists of an address phase followed by four data phases.

BRDY

Burst Ready. Indicates the end of the current burst transfer.

D0-D31

Data Bus. Valid bytes are indicated by *BE(x) signals.

D/C

Data/Command. Used with M/IO and W/R to indicate the type of cycle.

M/IO D/ W/

CR

0	0	0	INTA sequence
0	0	1	Halt/Special
			(486)
0	1	0	I/O Read
0	1	1	I/O Write
1	0	0	Instruction
			Fetch
1	0	1	Halt/Shutdown
			(386)
1	1	0	Memory Read
1	1	1	Memory Write

ID0-ID4

Identification Signals.

ID0	ID 1	ID 4	CP U	Bus Width	Burst
0	0	0	(re	Width	
0	0	1	s) (re s)		
0	1	0	48 6	16/32	Burst Possible
0	1	1	48 6	16/32	Read Burst
1	0	0	38 6	16/32	None
1	0	1	38 6	16/32	None
1	1	0	(re s)		
1	1	1	48 6	16/32/64	Read/Write Burst

ID2 Indicates wait: 0 = 1 wait cycle (min)

1 = no wait

ID3 Indicates bus 0 = greater than 33.3

speed: MHz

1 = less than 33.3 MHz

IRQ9

Interrupt Request. Connected to IRQ9 on ISA bus. This allows standalone VLB adapters (not connected to ISA portion of the bus) to have one IRQ.

LEADS

Local Enable Address Strobe. Set low by VLB master (not CPU). Also used for cache invalidation signal.

LBS16

Local Bus Size 16. Used by slave device to indicate that it has a transfer width of only 16 bits.

LCLK

Local Clock. Runs at the same frequency as the cpu, up to 50 MHz. 66 MHz is allowed for on-board devices.

LDEV

Local Device: When appropriate address and M/IO signals are present on the bus, the VLB device must pull this line low to indicate that it is a VLB device. The VLB controller will then use the VLB bus for the transfer.

LRDY

Local Ready. Indicates that the VLB device has completed the cycle. This signal is only used for single cycle transfers. *BRDY is used for burst transfers.

LGNT

Local Grant. Indicates that an *LREQ signal has been granted, and control is being transferred to the new VLB master.

LREQ

Local Request. Used by VLB Master to gain control of the bus.

M/IO

Memory/IO. See D/C for signal description.

RDYRTN

Ready Return. Indicates VLB cycle has been completed. May precede LRDY by one cycle.

RESET

Reset. Resets all VLB devices.

WBACK

Write Back.

64-bit Expansion Signals

ACK64

Acknowledge 64 bit transfer. Indicates that the device can perform the requested 64 bit transfer cycle.

BE4-BE7

Byte Enable. Indicates which bytes are valid (similar to BE0-BE3).

D32-D63

Upper 32 bits of data bus. Multiplexed with address bus.

LBS64

Local Bus Size 64 bits. Used by VLB Master to indicate that it desires a 64 bit transfer.

W/R

Write/Read. See D/C for signal description.

64 Bit Data Transfer Timing Diagram:

		ddress hase		Phas					
LCLK _			ll					I	
*ADS									
A2-A31 - D34-D63	<	Addre	ess	_><	Data	D34-D6	> 3		
D/C - M/IO, W/R	<		W/R	- -><	Data	D32-33	>		
*LDEV		I		I					
*LBS64		1		ı					
*ACK64		 							

D0-D31	 <	_>
I.R D.Y	 _	
LKDI	l	_

Contributor: Joakim Ögren, Mark Sokos

Sources: <u>Mark Sokos VLB page</u> Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/vlb.txt Open this address in your WWW browser.

CompactPCI Connector



CompactPCI

PCI=Peripheral Component Interconnect.

CompactPCI is a a version of PCI adapted for industrial and/or embedded applications.

(At the backplane)

(At the device (card))

7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the backplane. 7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the device (card).

/X4/ F	71N (IEC91 <i>i</i>	and IEC1076-4-101
Pin	Name	Description
Z 1	GND	Ground
Z2	GND	Ground
Z 3	GND	Ground
Z 4	GND	Ground
Z 5	GND	Ground
Z6	GND	Ground
Z 7	GND	Ground
Z8	GND	Ground
Z 9	GND	Ground
Z10	GND	Ground
Z11	GND	Ground
Z12	KEY	Keyed (no pin)
Z13	KEY	Keyed (no pin)
Z14	KEY	Keyed (no pin)
Z15	GND	Ground
Z16	GND	Ground
Z17	GND	Ground
Z18	GND	Ground
Z19	GND	Ground
Z20	GND	Ground
Z21	GND	Ground
Z22	GND	Ground
Z23	GND	Ground
Z24	GND	Ground
Z25	GND	Ground

```
GND
             Ground
Z26
Z27
      GND
             Ground
Z28
      GND
             Ground
Z29
      GND
             Ground
Z30
      GND
             Ground
Z31
      GND
             Ground
Z32
      GND
             Ground
Z33
      GND
             Ground
Z34
      GND
             Ground
Z35
      GND
             Ground
Z36
      GND
             Ground
Z37
      GND
             Ground
Z38
      GND
             Ground
Z39
      GND
             Ground
Z40
      GND
             Ground
Z41
      GND
             Ground
Z42
      GND
             Ground
      GND
Z43
             Ground
Z44
      GND
             Ground
Z45
      GND
             Ground
      GND
Z46
             Ground
Z47
      GND
             Ground
A1
      5V
             +5 VDC
A2
      TCK
             Test Clock
A3
      INTA#
             Interrupt A
A4
      BRSV
             Bused Reserved (don't use)
A5
      BRSV
             Bused Reserved (don't use)
A6
      REQ#
             Request PCI transfer
A7
      AD(30) Address/Data 30
8A
      AD(26) Address/Data 26
A9
      C/
             Command: Byte Enable
      BE(3)#
A10
      AD(21) Address/Data 21
A11
      AD(18) Address/Data 18
A12
      KEY
             Keyed (no pin)
A13
      KEY
             Keyed (no pin)
```

```
KEY
             Keyed (no pin)
A14
             +3.3 VDC
A15
      3.3V
A16
      DEVSE Device Select
      L#
A17
      3.3V
              +3.3 VDC
      SERR# System Error
A18
      3.3V
             +3.3 VDC
A19
A20
      AD(12) Address/Data 12
A21
      3.3V
             +3.3 VDC
A22
      AD(7)
             Address/Data 7)
A23
      3.3V
             +3.3 VDC
A24
      AD(1)
             Address/Data 1)
A25
      5V
             +5 VDC
A26
      CLK1
             Clock ?? MHz
A27
      CLK2
             Clock ?? MHz
A28
      CLK4
             Clock ?? MHz
A29
             +3.3 VDC or +5 VDC
      V(I/O)
A30
      C/
             Command: Byte Enable
      BE(5)#
A31
      AD(63) Address/Data 63
A32
      AD(59) Address/Data 59
A33
      AD(56) Address/Data 56
A34
      AD(52) Address/Data 52
A35
      AD(49) Address/Data 49
A36
      AD(45) Address/Data 45
A37
      AD(42) Address/Data 42
A38
      AD(38) Address/Data 38
A39
      AD(35) Address/Data 35
A40
      BRSV
             Bused Reserved (don't use)
A41
      BRSV
             Bused Reserved (don't use)
A42
      BRSV
             Bused Reserved (don't use)
A43
      USR
             User Defined
      USR
A44
             User Defined
A45
      USR
             User Defined
      USR
             User Defined
A46
A47
      USR
             User Defined
```

```
B1
      -12V
             -12 VDC
B2
      5V
             +5 VDC
B3
      INTB#
             Interrupt B
      GND
B4
             Ground
B5
      BRSV
             Bused Reserved (don't use)
B6
      GND
             Ground
B7
      AD(29) Address/Data 29
B8
      GND
             Ground
B9
      IDSEL
             Initialization Device Select
      GND
B10
             Ground
B11
      AD(17) Address/Data 17
B12
             Keyed (no pin)
      KEY
B13
      KEY
             Keyed (no pin)
      KEY
B14
             Keyed (no pin)
      FRAM
             Address or Data phase
B15
      E#
B16
      GND
             Ground
B17
      SDON
             Snoop Done
      Ε
      GND
B18
             Ground
B19
      AD(15) Address/Data 15
B20
      GND
             Ground
B21
      AD(9) Address/Data 9)
B22
      GND
             Ground
             Address/Data 4)
B23
     AD(4)
B24
             +5 VDC
      5V
B25
      REQ64
      #
      GND
B26
             Ground
B27
      CLK3
             Clock ?? MHz
B28
      GND
             Ground
B29
      BRSV
             Bused Reserved (don't use)
B30
      GND
             Ground
B31
      AD(62) Address/Data 62
B32
      GND
             Ground
B33
      AD(55) Address/Data 55
B34
      GND
             Ground
```

```
B35 AD(48) Address/Data 48
```

- B36 GND Ground
- B37 AD(41) Address/Data 41
- B38 GND Ground
- B39 AD(34) Address/Data 34
- B40 GND Ground
- B41 BRSV Bused Reserved (don't use)
- B42 GND Ground
- B43 USR User Defined
- B44 USR User Defined
- B45 USR User Defined
- B46 USR User Defined
- B47 USR User Defined
- C1 TRST# Test Logic Reset
- C2 TMS Test Mode Select
- C3 INTC# Interrupt C
- C4 V(I/O) +3.3 VDC or +5 VDC
- C5 RST Reset
- C6 3.3V +3.3 VDC
- C7 AD(28) Address/Data 28
- C8 V(I/O) +3.3 VDC or +5 VDC
- C9 AD(23) Address/Data 23
- C10 3.3V +3.3 VDC
- C11 AD(16) Address/Data 16
- C12 KEY Keyed (no pin)
- C13 KEY Keyed (no pin)
- C14 KEY Keyed (no pin)
- C15 IRDY# Initiator Ready
- C16 V(I/O) +3.3 VDC or +5 VDC
- C17 SBO# Snoop Backoff
- C18 3.3V +3.3 VDC
- C19 AD(14) Address/Data 14
- C20 V(I/O) +3.3 VDC or +5 VDC
- C21 AD(8) Address/Data 8)
- C22 3.3V +3.3 VDC
- C23 AD(3) Address/Data 3)

```
V(I/O) +3.3 VDC or +5 VDC
C24
C25
      BRSV Bused Reserved (don't use)
C26
      REQ1# Request PCI transfer
C27
      SYSEN
      #
C28
      GNT3# Grant
C29
             Command: Byte Enable
      C/
      BE(7)
C30
      V(I/O) +3.3 VDC or +5 VDC
C31
      AD(61) Address/Data 61
C32
     V(I/O) +3.3 VDC or +5 VDC
C33
      AD(54) Address/Data 54
C34
      V(I/O) +3.3 VDC or +5 VDC
C35
      AD(47) Address/Data 47
C36
      V(I/O) +3.3 VDC or +5 VDC
C37
     AD(40) Address/Data 40
C38
     V(I/O) +3.3 VDC or +5 VDC
C39
      AD(33) Address/Data 33
             Power Supply Status FAL (CompactPCI
C40
      FAL#
             specific)
C41
      DEG#
             Power Supply Status DEG (CompactPCI
             specific)
      PRST# Push Button Reset (CompactPCI specific)
C42
C43
      USR
             User Defined
     USR
C44
             User Defined
C45
      USR
             User Defined
C46
     USR
             User Defined
C47
     USR
             User Defined
D1
      +12V
             +12 VDC
             Test Data Output
D2
      TDO
D3
      5V
             +5 VDC
      INTP
D4
D5
      GND
             Ground
D6
      CLK
D7
      GND
             Ground
      AD(25) Address/Data 25
D8
```

```
D9
      GND
             Ground
D10
      AD(20) Address/Data 20
      GND
D11
             Ground
D12
      KEY
             Keyed (no pin)
D13
      KEY
             Keyed (no pin)
      KEY
             Keyed (no pin)
D14
D15
      GND
             Ground
D16
      STOP# Stop transfer cycle
D17
      GND
             Ground
             Parity for AD0-31 & C/BE0-3
D18
      PAR
D19
      GND
             Ground
D20
      AD(11) Address/Data 11
D21
      M66EN
D22
      AD(6) Address/Data 6)
D23
      5V
             +5 VDC
D24
      AD(0)
             Address/Data 0)
D25
      3.3V
             +3.3 VDC
D26
      GNT1# Grant
D27
      GNT2# Grant
      REQ4# Request PCI transfer
D28
D29
      GND
             Ground
D30
      C/
             Command: Byte Enable
      BE(4)#
D31
      GND
             Ground
D32
     AD(58) Address/Data 58
D33
      GND
             Ground
D34
      AD(51) Address/Data 51
D35
      GND
             Ground
D36
      AD(44) Address/Data 44
D37
      GND
             Ground
      AD(37) Address/Data 37
D38
D39
      GND
             Ground
D40
      REQ5# Request PCI transfer
D41
      GND
             Ground
D42
      REQ6# Request PCI transfer
D43
      USR
             User Defined
```

User Defined

D44

USR

```
D45
      USR
             User Defined
      USR
D46
             User Defined
      USR
D47
             User Defined
      5V
E1
             +5 VDC
E2
             Test Data Input
      TDI
E3
      INTD#
             Interrupt D
E4
      INTS
E5
      GNT#
             Grant
E6
      AD(31) Address/Data 31
E7
      AD(27) Address/Data 27
E8
      AD(24) Address/Data 24
E9
      AD(22) Address/Data 22
E10
      AD(19) Address/Data 19
E11
      C/
             Command: Byte Enable
      BE(2)#
             Keyed (no pin)
E12
      KEY
             Keyed (no pin)
E13
      KEY
E14
      KEY
             Keyed (no pin)
E15
      TRDY# Target Ready
E16
      LOCK# Lock resource
E17
      PERR# Parity Error
E18
             Command: Byte Enable
      C/
      BE(1)#
      AD(13) Address/Data 13
E19
E20
      AD(10) Address/Data 10
E21
             Command: Byte Enable
      C/
      BE(0)#
E22
      AD(5)
             Address/Data 5)
E23
      AD(2)
             Address/Data 2)
      ACK64
E24
      #
E25
      5V
             +5 VDC
E26
      REQ2# Request PCI transfer
E27
      REQ3# Request PCI transfer
E28
      GNT4# Grant
E29
             Command: Byte Enable
      C/
```

```
BE(6)#
      PAR64
E30
E31
      AD(60) Address/Data 60
E32
      AD(57) Address/Data 57
E33
      AD(53) Address/Data 53
E34
      AD(50) Address/Data 50
E35
      AD(46) Address/Data 46
E36
      AD(43) Address/Data 43
E37
      AD(39) Address/Data 39
E38
      AD(36) Address/Data 36
E39
      AD(32) Address/Data 32
E40
      GNT5# Grant
E41
      BRSV
             Bused Reserved (don't use)
E42
      GNT6# Grant
E43
      USR
             User Defined
      USR
E44
             User Defined
      USR
E45
             User Defined
E46
      USR
             User Defined
E47
      USR
             User Defined
F1
      GND
             Ground
F2
      GND
             Ground
F3
      GND
             Ground
F4
      GND
              Ground
F5
      GND
              Ground
F6
      GND
              Ground
F7
      GND
             Ground
F8
      GND
             Ground
F9
      GND
              Ground
F10
      GND
              Ground
F11
      GND
             Ground
F12
      KEY
             Keyed (no pin)
F13
      KEY
             Keyed (no pin)
F14
      KEY
             Keyed (no pin)
F15
      GND
              Ground
F16
      GND
              Ground
F17
      GND
              Ground
```

F18	GND	Ground
F19	GND	Ground
F20	GND	Ground
F21	GND	Ground
F22	GND	Ground
F23	GND	Ground
F24	GND	Ground
F25	GND	Ground
F26	GND	Ground
F27	GND	Ground
F28	GND	Ground
F29	GND	Ground
F30	GND	Ground
F31	GND	Ground
F32	GND	Ground
F33	GND	Ground
F34	GND	Ground
F35	GND	Ground
F36	GND	Ground
F37	GND	Ground
F38	GND	Ground
F39	GND	Ground
F40	GND	Ground
F41	GND	Ground
F42	GND	Ground
F43	GND	Ground
F44	GND	Ground
F45	GND	Ground
F46	GND	Ground
F47	GND	Ground

Contributor: Joakim Ögren

Sources: CompactPCI specifictions v1.0 at CompactPCI's homepage

Sources: Mark Sokos PCI page

Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.compactpci.com/cspec.htm
Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.compactpci.com/

Open this address in your WWW browser.

CompactPCI (Tech) Connector



CompactPCI (Technical)

This section does not currently contain so much in depth information as I would like.

Since CompactPCI is based on PCI you should first refer to the PCI standard. This only explains the extensions CompactPCI specifies.

For a copy of the full CompactPCI standard, contact:

PCI Industrial Computer Manufacturers Group (PICMG) c/o Roger Communications 301 Edgewater place Suite 220 Wakewater MA01880

Phone: 1-617-224-1100 Fax: 1-617-224-1239

Overview:

A CompactPCI system is composed of up to eight CompactPCI card locations:

- One System Slot
- Up to seven Peipherial Slots

The connector has 7 columns with 47 rows. They're divided into groups:

- Row 1-25: 32-bit PCI
- Row 26-47: Additional pins for 64-bit PCI (System Slot boards must use it).
- Row 26-28 and 40-42: Primarily implemented on System Slot boards.

The following signals must be terminated:

- AD0-31
- C/BE0#-C/BE3#
- PAR
- FRAME#
- IRDY#
- TRDY#
- STOP#
- LOCK#
- IDSEL
- DEVSEL#
- PERR#
- SERR#
- RST#

The following signals must be terminated if used:

INTA#

- INTB#
- INTC#
- INTD#
- SB0#
- SDOBE
- AD32-AD63
- C/BE4#-C/BE7#
- REQ64#
- ACK64#
- PAR64#

The following signals do no require a stub termination:

- CLK
- REQ#
- GNT#
- TDI#
- TDO
- TCK
- TMS
- TRST#

The System Slot board must pullup the following signals (even if not used):

- REQ64#
- ACK64#

Connector:

1	G ND	5V	-12V	TRST #	12V	5V	G N D
2	G ND	TCK	5V	TMS	DO	TDI	G N
3	G ND	INTA#	INTB#	INTC#	5V	INTD#	D G N D
4	G ND	BRSV	GND	V(I/O)	INTP	INTS	G N D
5	G ND	BRSV	BRSV	RST	GND	GNT#	G N
6	G ND	REQ#	GND	3.3V	CLK	AD(31)	D G N

7	G ND	AD(30)	AD(29)	AD(28)	GND	AD(27)	D G N D
8	G ND	AD(26)	GND	V(I/O)	AD(25)	AD(24)	G N D
9	G ND	C/ BE(3)#	IDSEL	AD(23)	GND	AD(22)	G N D
10	G ND	AD(21)	GND	3.3V	AD(20)	AD(19)	G N D
11	G ND	AD(18)	AS(17)	AD(16)	GND	C/ BE(2) #	G N D
12	KE Y	KEY	KEY	KEY	KEY	KEY	KE Y
13	-	KEY	KEY	KEY	KEY	KEY	KE Y
14	KE	KEY	KEY	KEY	KEY	KEY	KE
15	Y G ND	3.3V	FRAM E#	IRDY#	GND	TRDY #	Y G N D
16	G ND	DEVSE L#	GND	V(I/O)	STOP #	LOCK #	G N D
17	G ND	3.3V	SDON E	SBO#	GND	PERR #	G N D
18	G ND	SERR#	GND	3.3V	PAR	C/ BE(1) #	G N D
19	G ND	3.3V	AD(15)	AD(14)	GND		G N D

20	G ND	AD(12)	GND	V(I/O)	AD(11)	AD(10)	G N D
21	G ND	3.3V	AD(9)	AD(8)	M66E N	BE(0)	G N
22	G ND	AD(7)	GND	3.3V	AD(6)	# AD(5)	N
23	G ND	3.3V	AD(4)	AD(3)	5V	AD(2)	D G N
24	G ND	AD(1)	5V	V(I/O)	AD(0)	ACK6 4#	D G N D
25	G ND	5V	REQ6 4#	BRSV	3.3V	5V	G N D
26	G ND	CLK1	GND	REQ1 #	GNT1 #	REQ2 #	G N D
27	G ND	CLK2	CLK3	SYSE N#	GNT2 #	REQ3 #	G N D
28	G ND		GND	GNT3 #	REQ4 #		G N D
29	G ND	V(I/O)	BRSV	C/ BE(7)		C/ BE(6) #	G
30		C/ BE(5)#	GND	V(I/O)	C/ BE(4)#		
31	G ND	AD(63)	AD(62)	AD(61)	GND	AD(60)	G N D
32	G	AD(59)	GND	V(I/O)	AD(58	AD(57	_

	ND))	N D
33	G ND	AD(56)	AD(55)	AD(54)	GND	AD(53)	G N D
34	G ND	AD(52)	GND	V(I/O)	AD(51)	AD(50)	G N D
35	G ND	AD(49)	AD(48)	AD(47)	GND	AD(46)	G N D
36	G ND	AD(45)	GND	V(I/O)	AD(44)	AD(43)	G N D
37	G ND	AD(42)	AD(41)	AD(40)	GND	AD(39)	G N D
38	G ND	AD(38)	GND	V(I/O)	AD(37)	AD(36)	G N D
39	G ND	AD(35)	AD(34)	AD(33)	GND	AD(32)	G N D
40	G ND	BRSV	GND	FAL#	REQ5 #	GNT5 #	G N D
41	G ND	BRSV	BRSV	DEG#	GND	BRSV	G N D
42	G ND	BRSV	GND	PRST #	REQ6 #	GNT6 #	G N D
43	G ND	USR	USR	USR	USR	USR	G N D
44	G ND	USR	USR	USR	USR	USR	G N

	Z	Α	В	С	D	E	F
47	G ND	USR	USR	USR	USR	USR	D G N D
46	G ND	USR	USR	USR	USR	USR	D G N
45	G ND	USR	USR	USR	USR	USR	D G N D

Signal Descriptions:

PRST

Push Button Reset.

DEG

Power Supply Status DEG

FAL

Power Supply Status FAL

SYSEN

System Slot Identification

Contributor: <u>Joakim Ögren</u>, <u>Mark Sokos</u>

Sources: CompactPCI specifictions v1.0 at CompactPCI's homepage

Sources: Mark Sokos PCI page

Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Info: CompactPCI - An Open Industrial Computer Standard article by Joseph S. Pavlat

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.eetoolbox.com/vtc/pavj1/pavjp.htm Open this address in your WWW browser.

This the e-mail address:

jpavlat@prolog.com

Choose this address in your e-mail reader.

IndustrialPCI Connector



IndustrialPCI (IPCI)

PCI=Peripheral Component Interconnect.

IndustrialPCI is a a version of PCI adapted for industrial and/or embedded applications.

The IPCI connector has three parts:

- Optional 60 pin PCI 64 bit extension (Top)
- Mandatory 120 pin PCI 32 bit (Middle)
- Optional 60 pin Custom I/O (Bottom)

(At the backplane)

(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

System Slot (Middle)

Pin	Name	Description	Not
	. 0. 0) /	. 0.0 \ / D.0	е
A1	+3,3V	+3.3 VDC	
A2	AD2	Address 2	
A3	AD6	Address 6	
A4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
A7	GND	Ground	
A8	SDONE	Snoop Done	1
A9	GND	Ground	
A10	FRAME#	Indicate Address or Data	1
		phase	
A11	AD18	Address 18	
A12	GND	Ground	
A13	+5V	+5 VDC	
A14	AD24	Address 24	
A15	AD27	Address 27	
A16	GND	Ground	
A17	REQ2	Request 2	1
A18	GND	Ground	

	CLK1	33 or 66 MHz Clock	
	CLK2 GND	Ground	
	CLK3		
	CLK4		
	,	+3.3 VDC	4
	REQ64#	•	1
	AD3 +5V	Address 3 +5 VDC	
	AD8	Address 8	
		+3.3 VDC	
	AD14	Address 14	
	PAR	Parity	
	+3,3V	+3.3 VDC	
B9	STOP#	Stop	1
B10	C/BE2#	Command, Byte Enable 2	
	V(I/O)	+3.3 or +5 VDC	
	AD21	Address 21	
	•	+3.3 VDC	
	` ,	+3.3 or +5 VDC	
	AD28	Address 28	
	AD31	Address 31	
	+3,3V GNT3	+3.3 VDC Grant 3	
	RST#	Reset	
	NMI#	Non Maskable Interrupt	
B21		Reserved (6)	
	+5V	+5 VDC	:
B23	RSTIN#		2
B24	USB+	Universal Serial Bus (USB)	
		(+)	
C1	ACK64#	Acknowledge 64 ???	1
	GND	Ground	
C3	AD7	Address 7	
	AD9	Address 9	
	AD11	Address 11	
Cβ	GND	Ground	

C8 C9 C10 C11 C12 C13 C14	SERR# PERR# DEVSEL# GND AD19 AD22 GND AD25 GND X1	System Error Parity Error Device Select Ground Address 19 Address 22 Ground Address 25 Ground Reserved (1)	1 1 1
	GNT2	Grant 2	1
	REQ4 SLEEP#/ SDAT	Request 4 Sleep/Serial Data (I2C)	1 3
C20	X4	Reserved (4)	
	INTD#	Interrupt D	1
	INTB#	Interrupt B	1
	+5V	+5 VDC	
C24	USB-	Universal Serial Bus (USB)	
D1	A D O	(-)	
	AD0 AD4	Address 0 Address 4	
	C/BE0#	Command, Byte Enable 0	
	+3,3V	+3.3 VDC	
	AD12	Address 12	
D6	AD15	Address 15	
D7	V(I/O)	+3.3 or +5 VDC	
D8	LÒCK#	Resource Lock	1
D9	TRDY#	Test Logic Ready	1
D10	AD16	Address 16	
	AD20	Address 20	
	+5V	+5 VDC	
	+5V	+5 VDC	
	AD26	Address 26	
	AD29 REQ1	Address 29 Request 1	1
	REQ3	Request 3	1
		. 1040001 0	•

X2 X5 +3,3V INTA#	+3.3 or +5 VDC Reserved (2) Reserved (5) +3.3 VDC Interrupt A ICPEN/Serial Clock (I2C)	1 3
SCLK		Ū
` ,	Address 1	
AD5	Address 5	
GND	Ground	
M66EN	Enable 66Mhz PCI-bus	
GND	Ground	
C/BE1#	Command, Byte Enable 1	
	Snoop Backoff	1
	+5 VDC	
IRDY#	Initatior Ready	1
	Address 17	
	Ground	
	Address 23	
	Command, Byte Enable 3	
	Ground	
_		
_	` ,	
_	•	1
	+12 VDC	
VBATT		
	V(I/O) X2 X5 +3,3V INTA# ICPEN#/ SCLK OSC (PWDN) AD1 AD5 GND M66EN GND C/BE1# SBO# +5V IRDY# AD17 GND AD23 C/BE3# GND AD30 GNT1 +5V GNT4 X3 GND INTC# -12V +12V VBATT	X2 Reserved (2) X5 Reserved (5) +3,3V +3.3 VDC INTA# Interrupt A ICPEN#/ ICPEN/Serial Clock (I2C) SCLK OSC (PWDN) AD1 Address 1 AD5 Address 5 GND Ground M66EN Enable 66Mhz PCI-bus GND Ground C/BE1# Command, Byte Enable 1 SBO# Snoop Backoff +5V +5 VDC IRDY# Initatior Ready AD17 Address 17 GND Ground AD23 Address 23 C/BE3# Command, Byte Enable 3 GND Ground AD30 Address 30 GNT1 Grant 1 +5V +5 VDC GNT4 Grant 4 X3 Reserved (3) GND Ground INTC# Interrupt C -12V -12 VDC +12V +12 VDC

- 1 = Pullup resistor of 2,7 kW on the System Slot (CPU).
- 2 = Pullup resistor of 330 W on the System Slot (CPU).
- 3 = Pullup resistor of 4,7 kW, if not supported by the System Slot (CPU).

Module Bus Slot (Middle)

Pin Na	ame	Description	Not e
A1 +3	3,3V	+3.3 VDC	
A2 AI	02	Address 2	
A3 AI	D6	Address 6	
A4 G		Ground	
A5 AI		Address 10	
A6 AI		Address 13	
	ND	Ground	
A8 SI		Snoop Done	1
	ND	Ground	
A10 FF	RAME#	Indicate Address or Data	1
Λ <i>44</i> ΛΓ	240	phase	
A11 A		Address 18	
A12 GI A13 +5		Ground +5 VDC	
A14 A		Address 24	
A15 AI		Address 27	
A16 G		Ground	
A17 RI		Request 2	1
A18 CI		1.0400012	•
A19 CI		33 or 66 MHz Clock	
A20 CI			
A21 G		Ground	
A22 CI	_K3		
A23 CI	_K4		
A24 + 3	3,3V	+3.3 VDC	
B1 RI	EQ64#	Request 64 ???	1
B2 AI	D3	Address 3	
B3 +5	5V	+5 VDC	
B4 Al	D8	Address 8	
B5 +3	•	+3.3 VDC	
B6 AI		Address 14	
B7 P/		Parity	
B8 +3	•	+3.3 VDC	
B9 S		Stop	1
B10 C/	BEZ#	Command, Byte Enable 2	

B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23	RST# NMI#	+3.3 or +5 VDC Address 21 +3.3 VDC +3.3 or +5 VDC Address 28 Address 31 +3.3 VDC Grant 3 Reset Non Maskable Interrupt Reserved (6) +5 VDC Universal Serial Bus (USB)	:
C2	ACK64# GND AD7	(+) Acknowledge 64 ??? Ground	1
C4 C5	AD9 AD11	Address 7 Address 9 Address 11	
	GND SERR#	Ground System Error	1
	PERR#	Parity Error	1
	DEVSEL#	Device Select	1
	GND	Ground	
	AD19 AD22	Address 19 Address 22	
	GND	Ground	
	AD25	Address 25	
	GND	Ground	
C16	X1	Reserved (1)	
C17	GNT2	Grant 2	
	REQ4	Request 4	1
C19	SLEEP#/ SDAT	Sleep/Serial Data (I2C)	
C20		Reserved (4)	
C21	INTD#	Interrupt D ´	1

C23	INTB# +5V	Interrupt B +5 VDC	1
C24	USB-	Universal Serial Bus (USB)	
D2	AD0 AD4	(-) Address 0 Address 4 Command Byta Fnable 0	
	C/BE0# +3,3V	Command, Byte Enable 0 +3.3 VDC	
	AD12	Address 12	
	AD15	Address 15	
		+3.3 or +5 VDC	
	LÒCK#	Resource Lock	1
D9	TRDY#	Test Logic Ready	1
D10	AD16	Address 16	
D11	AD20	Address 20	
		+5 VDC	
		+5 VDC	
		Address 26	
	AD29	Address 29	4
	REQ1	Request 1	1
	REQ3 V(I/O)	Request 3 +3.3 or +5 VDC	ı
D10	` ,	Reserved (2)	
D20		Reserved (5)	
	+3,3V	+3.3 VDC	
	INTA#	Interrupt A	1
D23	ICPEN#/	ICPEN/Serial Clock (I2C)	3
	SCLK	, ,	
D24	OSC		
	(PWDN)		
E1		Address 1	
E2		Address 5	
	GND	Ground	
	M66EN	Enable 66Mhz PCI-bus	
	GND C/BE1#	Ground Command Byte Enable 1	
	SBO#	Command, Byte Enable 1 Snoop Backoff	1
L/		Onoop Dackon	'

E8	+5V	+5 VDC	
E9	IRDY#	Initatior Ready	1
E10	AD17	Address 17	
E11	GND	Ground	
E12	AD23	Address 23	
E13	C/BE3#	Command, Byte Enable 3	
E14	GND	Ground	
E15	AD30	Address 30	
E16	GNT1	Grant 1	
E17	+5V	+5 VDC	
E18	GNT4	Grant 4	
E19	X3	Reserved (3)	
E20	GND	Ground	
E21	INTC#	Interrupt C	1
E22	-12V	-12 VDC	
E23	+12V	+12 VDC	
E24	VBATT		

^{1 =} Pullup resistor of 2,7 kW on the System Slot (CPU).

Card Slot (Middle)

Pin	Name	Description	Not e
A1	+3,3V	+3.3 VDC	
A2	AD2	Address 2	
A3	AD6	Address 6	
A4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
A7	GND	Ground	
A8	SDONE	Snoop Done	1
A9	GND	Ground	
A10	FRAME#	Indicate Address or Data phase	1
Δ11	AD18	Address 18	
	GND	Ground	
	+5V	+5 VDC	
_	AD24	Address 24	

A16 A17 A18 A19	AD27 GND IDSEL0 GND CLK1 GND	Address 27 Ground IDSEL0 Ground 33 or 66 MHz Clock Ground	1
	GND GND	Ground Ground	
	GND	Ground	
	+3,3V	+3.3 VDC	
	REQ64#		1
	AD3	Address 3	
B3	+5V	+5 VDC	
B4	AD8	Address 8	
		+3.3 VDC	
	AD14	Address 14	
	PAR	Parity	
	+3,3V	+3.3 VDC	4
	STOP# C/BE2#	Stop Command Byta Enable 2	1
	V(I/O)	Command, Byte Enable 2 +3.3 or +5 VDC	
	AD21	Address 21	
	+3,3V	+3.3 VDC	
	•	+3.3 or +5 VDC	
	AD28	Address 28	
B16	AD31	Address 31	
B17	+3,3V	+3.3 VDC	
B18	GND	Ground	
	RST#	Reset	
	NMI#	Non Maskable Interrupt	
B21	_	Reserved (6)	
	+5V	+5 VDC	•
	RSTIN# USB+	Universal Serial Bus (USB)	
DZŦ	30 D ·	(+)	
C1	ACK64#	Acknowledge 64 ???	1
C2		Ground	-

C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14	AD7 AD9 AD11 GND SERR# PERR# DEVSEL# GND AD19 AD22 GND AD25 GND	Address 7 Address 9 Address 11 Ground System Error Parity Error Device Select Ground Address 19 Address 22 Ground Address 25 Ground	1 1 1
C16		Reserved (1)	
	IDSEL1	Initialization Device Select 1	
	GND	Ground	
C 19	SLEEP#/ SDAT	Sleep/Serial Data (I2C)	
C20		Reserved (4)	
C21	INTD#	Interrupt D	1
C22	INTB#	Interrupt B	1
C23	+5V	+5 VDC	
C24	USB-	Universal Serial Bus (USB)	
D1	AD0	(-) Address 0	
	AD4	Address 4	
	C/BE0#	Command, Byte Enable 0	
	+3,3V	+3.3 VDC	
	AD12	Address 12	
D6	AD15	Address 15	
	V(I/O)	+3.3 or +5 VDC	
	LOCK#	Resource Lock	1
	TRDY#	Test Logic Ready	1
	AD16	Address 16	
	AD20 +5V	Address 20 +5 VDC	
	+5V	+5 VDC +5 VDC	
	.		

D15 D16 D17	AD26 AD29 REQ1 IDSEL2 V(I/O)	Address 26 Address 29 Request 1 Initialization Device Select 2 +3.3 or +5 VDC Reserved (2)	1
D20	X5	Reserved (5)	
	+3,3V	+3.3 VDC	4
	INTA#	Interrupt A	1
D23	ICPEN#/ SCLK	ICPEN/Serial Clock (I2C)	3
D24	OSC		
DZT	(PWDN)		
E1	AD1	Address 1	
E2	AD5	Address 5	
E3	GND	Ground	
E4	M66EN	Enable 66Mhz PCI-bus	
E5	GND	Ground	
	C/BE1#	Command, Byte Enable 1	
	SBO#	Snoop Backoff	1
	+5V	+5 VDC	
	IRDY#	Initatior Ready	1
	AD17	Address 17	
	GND	Ground	
	AD23	Address 23	
	C/BE3# GND	Command, Byte Enable 3 Ground	
	AD30	Address 30	
	GNT1	Grant 1	
	+5V	+5 VDC	
E18	GNT4	Grant 4	
E19	X3	Reserved (3)	
E20	GND	Ground	
E21	INTC#	Interrupt C	1
	-12V	-12 VDC	
	+12V	+12 VDC	
E24	VBATT		

1 = Pullup resistor of 2,7 kW on the System Slot (CPU).

64-bit PCI (Top)

Pin	Nam e	Description	N e	ot
A1	_	Ground	C	
A2		Reserved (10)		
		Address 35	2	
A4		Address 38	2	
		Address 42	2	
A6		+3.3 or +5 VDC		
	O)			
A7	`	+3.3 or +5 VDC		
	O)			
		Address 52	2	
A9	AD56	Address 56	2	
A10	AD60	Address 60	2	
A11	AD63	Address 63	2	
A12	GND	Ground		
B1	X7	Reserved (7)		
B2	GND	Ground		
B3	AD36	Address 36	2	
B4	AD39	Address 39	2	
B5	AD43	Address 43	2	
B6	AD46	Address 46	2	
B7	AD49	Address 49	2	
B8	AD53	Address 53	2	
B9	AD57	Address 57	2	
B10	AD61	Address 61	2	
B11	GND	Ground		
B12	C/	Command, Byte	2	
	BE6#	Enable 6		
C1	X8	Reserved (8)		
C2	AD32	Address 32	2	
C3	GND	Ground		
C4	AD40	Address 40	2	
C5	AD44	Address 44	2	

C7	GND	Ground Ground Address 54	2
C9	AD58	Address 58	2
C10	GND	Ground	
C11		Parity 64 ???	2
040	4	0 1 5 1	•
C12		Command, Byte	2
D1		Enable 7	
D1		Reserved (9)	2
		Address 33 Address 37	2
		Ground	
		Address 45	2
		Address 47	2
		Address 50	2
		Address 55	2
		Ground	_
		Address 62	2
D11	C/	Command, Byte	2
		Enable 4	
D12	X11	Reserved (11)	
E1	GND	Ground	
E2	AD34	Address 34	2
E3	•	+3.3 or +5 VDC	
Ε4	O)	Addross 41	2
E4		Address 41 Ground	
		Address 48	2
		Address 51	2
		Ground	
		Address 59	2
		+3.3 or +5 VDC	_
	O)		
E11	C/	Command, Byte	2
-		Enable 5	_
E12	X12	Reserved (12)	
		` ,	

2 = Pullup resistor of 2,7 kW (5V bus system) or 8,2 kW (3,3V bus system) on the backplane.

ISA96/AT96 (Bottom)

Pin	Name	Description	No e
A1	RSTDR V		
A2	IRQ9	Interrupt 9	
A3	SD11	• • • • • • • • • • • • • • • • • • •	
A4	SD9	Data 9	
A5	IOCHR DY		1
A6	IOW#	I/O Write	
A7	SA15	Address 15	
A8	CLK	Clock	
A9	SA10	Address 10	
A10	SA7	Address 7	
A11	T/C		
A12	SA2	Address 2	
		Data 15	
B2	SD13	Data 13	
	SD3		
	SD1	Data 1	
B5	SMEM	,	
	W#	Write	
		Address 18	
	SA14		
В8		DMA Acknowledge	
	#	6	
	SA9	Address 9	
B10	-	Interrupt 3	
B11		I/O 16-bit chip	1
D.4.0	6#	select	
	SA1	Address 1	
C1		Data 7	
	SD5	Data 5	
C3	SD10	Data 10	

```
C4 SD8
            Data 8
C5
   AEN
            Address Enable
C6
   IOR#
            I/O Read
C7
    SA13
           Address 13
C8 SA11
           Address 11
C9 IRQ5
            Interrupt 5
C10 SA6
            Address 6
C11 SA4
            Address 4
C12 IRQ11
           Interrupt 11
D1
   SD14
            Data 14
    SD12
D2
            Data 12
D3
   SD2
            Data 2
    SD0
D4
            Data 0
    SMEM
D5
           System Memory
    R#
            Read
D6
    SA17
           Address 17
    REF#
D7
   IRQ7
            Interrupt 7
D8
    SA8
D9
            Address 8
D10 MCS16
                             1
    #
D11 BALE
D12 SA0
           Address 0
E1 SD6
            Data 6
E2
    SD4
            Data 4
E3
    0WS
                             1
E4
    SBHE#
E5
    SA19 Address 19
E6
    SA16
           Address 16
E7
    SA12
           Address 12
E8
    DRQ6
            DMA Request 6
E9
   IRQ4
            Interrupt 4
E10 SA5
           Address 5
E11 SA3
           Address 3
E12 IRQ10
            Interrupt 10
1 = Pullup resistor must be integrated into the System Slot (CPU).
```

VMEbus (Bottom)

Pin	Name	Descripti on
A1	D0	Data 0
A2	D2	Data 2
A3	D12	Data 12
A4		Data 7
	DS1#	
	BR3#	
	AM1	
_	AM3 IACKO	
A9	UT#	
A10	A14	Address
A 4 4	A40	14
ATT	A12	Address 12
۸12	A10	Address
A12	AIU	10
B1	BBSY#	10
B2	D10	Data 10
В3	D5	Data 5
B4	D15	Data 15
B5	SYSRE S#	
B6		Address
	0	23
B7	A21	Address
		21
B8	A19	Address
		19
B9	A16	Address
		16
B10	A6	Address
D44	Λ.4	6
B11	A4	Address
D40	۸۵	4 Address
B12	AZ	Address

		2
C1	D8	Data 8
C2	D3	Data 3
	D13	Data 13
C4	SYSCL	
0-	K	
	DS0#	
C6	DTACK #	
C7	# AS#	
	IACK#	
	AM4	
	A13	Address
		13
C11	A11	Address
		11
C12	A9	Address
		9
D1	D1	Data 1
D2		Data 11
	D6	Data 6
D4	BG3OU	
DE	T#	Write
	WR# AM0	vviile
D7	AM2	
	A18	Address
DO	7110	18
D9	A15	Address
	_	15
D10	A5	Address
		5
D11	A3	Address
		3
D12	A1	Address
⊏ 4	DO	1
E1	D9	Data 9

E2	D4	Data 4
E3	D14	Data 14
E4	BERR#	Bus Error
E5	AM5	
E6	A22	Address
		22
E7	A20	Address
		20
E8	A17	Address
		17
E9	A7	Address
		7
E10	IRQ5#	Interrupt
		5
E11	IRQ3#	Interrupt
		3
E12	A8	Address
		8

ECB (Bottom)

Pin	Name	Description
A1	D5	Data 5
A2	D2	Data 2
A3	A4	Data 4
A4	A7	Address 7
A5	BAI	
A6	2F	
A7	A10	Address 10
A8	INT#	
A9	VCMOS	
A10	PWRCL	
	R#	
A11	A13	Address 13
A12	RESET	Reset
	#	
B1	D0	Data 0
B2	D4	Data 4

```
B3
            Address 1
    A1
B4
    WAIT#
B5
    A17
            Address 17
B6
    IEO
            Not connected
B7
    n/c
B8
    DMARD
    Υ
    RD#
B9
            Read
B10 IORQ#
B11 ?
B12 n/c
            Not connected
C1
    D6
            Data 6
C2
   A0
            Address 0
C3 A5
            Address 5
C4
   A16
            Address 16
C5 A18
            Address 18
C6 BAO
C7
   M1#
C8 WR#
C9 n
C10 A12
            Address 12
C11 A9
            Address 9
C12 n/c
            Not connected
D1 D7
            Data 7
D2
   A2
            Address 2
D3
   A8
            Address 8
    BUSRQ
D4
    #
   A19
            Address 19
D5
D6
   A11
            Address 11
            Non Maskable
D7
    NMI#
            Interrupt
   PF
D8
D9 HALT#
D10 RFSH#
D11 MRQ#
D12 n/c
            Not connected
```

E1	D3	Data 3
E2	A3	Address 3
E3	A6	Address 6
E4	IEI	
E5	D1	Data 1
E6	A14	Address 14
E7	n/c	Not connected
E8	n/c	Not connected
E9	DESLC	
	T#	
E10	A15	Address 15
E11	BUSAK	
	#	
E12	n/c	Not connected

SMP16 (Bottom)

Name	Description
NMI#	Non Maskable
	Interrupt
IRQ0#	Interrupt 0
D11	Data 11
D9	Data 9
RDYIN	
IOW#	
A15	Address 15
CLK	
A10	Address 10
A7	Address 7
TC/	
EOP#	
A2	Address 2
D15	Data 15
D13	Data 13
D3	Data 3
D1	Data 1
MEMW	
#	
	NMI# IRQ0# D11 D9 RDYIN IOW# A15 CLK A10 A7 TC/ EOP# A2 D15 D13 D3 D1 MEMW

```
Address 18
B6
   A18
B7
    A14
           Address 14
    DACKx
B8
    #
B9
    A9
           Address 9
B10 IRQ3#
           Interrupt 3
B11 IOCS1
    6#
B12 A1
           Address 1
C1 D7
           Data 7
C2 D5
           Data 5
C3
   D10
           Data 10
C4
   D8
           Data 8
C5
   BUSEN
C6
   IOR#
C7
   A13
           Address 13
C8 A11
           Address 11
C9 IRQ1#
           Interrupt 1
C10 A6
           Address 6
C11 A4
           Address 4
C12 IRQ4#
           Interrupt 4
D1 D14
           Data 14
D2
   D12
           Data 12
D3
   D2
           Data 2
D4
   D0
           Data 0
D5
    MEMR
    #
D6
   A17
           Address 17
D7
    INTA#
D8
   INT#
D9 A8
           Address 8
D10 MECS1
    6#
D11 ALE
D12 A0
           Address 0
E1
           Data 6
    D6
E2
    D4
           Data 4
```

E3	MMIO#		
E4	BHEN		
E5	A19	Address	19
E6	A16	Address	16
E7	A12	Address	12
E8	DRQx#		
E9	IRQ2#	Interrupt	2
E10	A5	Address	5
E11	A3	Address	3
E12	IRQ5#	Interrupt	5

Floppy/EIDE (Bottom)

Pin	Name	Description
A 1	FDSEL1	Floppy Select 1
A2	FDSEL0	Floppy Select 0
A 3	FDME1	Floppy?
A4	DIR	Floppy Direction
A5	STEP	Floppy Step
A6	WRDAT	Floppy Write
	Α	Data
A7	WE	Floppy Write?
A8	TRK0	Floppy Track 0
A9	WP	Floppy Write?
A10	RDDAT	Floppy?
	Α	
A11	HDSEL	Floppy HD
		Select
A12	DSKCH	Floppy
	G	DiskChange
B1	DRVDE	?
	N1	
B2	DRVDE	?
	N0	
B3	IDECS3	IDE?
	P#	
B4	IDEA2	IDE?
B5	IDEIRQ	IDE?

```
S
B6
   IDEPUS IDE?
  IDEDR IDE?
B7
   QP
B8
   IDED14 IDE Data 14
B9 IDED8 IDE Data 8
B10 IDED6
          IDE Data 6
B11 IDED11 IDE Data 11
B12 IDED3 IDE Data 3
C1 FDME0 Floppy Me?
C2 INDX
          Floppy Index
C3 IDECS3 IDE?
   S#
C4 IDEA0 IDE?
C5 IDEDAK IDE?
    S#
   IDEIOR IDE?
C6
    #
C7
   IDEDR
          IDE?
   QS
C8 IDED1 IDE Data 1
C9 #IDERS IDE?
    Т
C10 IDED10 IDE Data 10
C11 IDED4 IDE Data 4
C12 IDED2 IDE Data 2
D1 IDELED IDE LED?
    S#
   IDELED IDE LED?
D2
    P#
   IDECS1 IDE?
D3
    S#
   IDEIRQ IDE?
D4
    Р
   IDEPUP IDE Pull Up?
D5
   IDEIOW IDE?
D6
    #
```

```
IDED15 IDE Data 15
D7
D8
   IDED13 IDE Data 13
D9 IDED7
            IDE Data 7
D10 GND
            Ground
D11 GND
            Ground
D12 GND
            Ground
E1
    GND
            Ground
E2
    GND
            Ground
E3
    IDECS1 IDE?
    P#
    IDEA1
           IDE?
E4
    IDEDAK IDE?
E5
    P#
E6
    IDEIOR IDE?
    DY
E7
    IDED0
            IDE Data 0
E8
   IDED12 IDE Data 12
E9
   IDED9
            IDE Data 9
E10 IDED5
            IDE Data 5
E11 GND
            Ground
E12 GND
            Ground
SCSI (Bottom)
Pin Na
        Descripti
```

me on A1 **TER** M A2 GN Ground D **A3** I/O# A4 RE Q# **A5 ATN** # A6 Data 8 D8 A7 D9 Data 9 **8**A D10 Data 10

```
D2
A9
        Data 2
A10 D4
        Data 4
A11 DP0
A12 GN Ground
    D
B1
    TER
    M
B2
    GN
        Ground
    D
B3
    GN
        Ground
    D
    GN
B4
        Ground
    D
B5
    GN
        Ground
    D
B6
    GN
        Ground
    D
    GN
B7
        Ground
    D
B8
    GN
        Ground
    D
B9
    GN
        Ground
    D
B10 GN
        Ground
    D
B11 GN
        Ground
    D
B12 GN
        Ground
    D
C1
    TER
    M
C2
    GN
        Ground
    D
C3
    C/
    D#
    MS
C4
```

G#

```
C5 ACK
    #
   D12 Data 12
C6
C7
   DP1 Data P1
C8 D13 Data 13
C9 D1
        Data 1
C10 D5
        Data 5
C11 D7 Data 7
C12 GN Ground
    D
D1
    TER
    M
D2
    GN
        Ground
    D
D3
    GN
        Ground
    D
D4
    GN
        Ground
    D
    GN
D5
        Ground
    D
    GN
D6
        Ground
    D
D7
    GN
        Ground
    D
D8
    GN
        Ground
    D
D9
    GN
        Ground
    D
D10 GN
        Ground
    D
D11 GN
        Ground
    D
D12 GN
        Ground
    D
    TER
E1
    M
```

E2

GN

Ground

```
D
E3 SEL
   #
E4
   RST
   #
E5
   BSY
   #
E6
   D14 Data 14
E7 D15 Data 15
E8
   D11 Data 11
E9 D0 Data 0
E10 D3 Data 3
E11 D6 Data 6
E12 GN Ground
   D
```

Contributor: Joakim Ögren

Sources: IndustrialPCI page at Standard Industrial PC Systems's (SIPS) homepage

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.sips.com/ipci.htm
Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.sips.com

Open this address in your WWW browser.

SmallPCI Connector



SmallPCI (SPCI)

PCI=Peripheral Component Interconnect.
SmallPCI is a a version of PCI adapted for small computers and PDAs.

(At the motherboard)

(At the device)

UNKNOWN CONNECTOR at the motherboard.

UNKNOWN CONNECTOR at the device.

I don't have any technical information about SmallPCI at the moment. If you have any information of value please send it to me.

The specifications can be obtained from:

PCI Special Interrest Group 2575 NE Kathryn St. #17 Hillsboro, OR 97124

Phone: 1-800-433-5177
Fax: 1-503-693-8344
Contributor: <u>Joakim Ögren</u>

Source: ?

Info: SmallPCI overview at PCI Speacial Interrest Group's homepage

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.pcisig.com/current/smallpci.html
Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.pcisig.com

Open this address in your WWW browser.

Miniature Card Connector



Miniature Card

Developed by Intel. Miniature Card is a memory-only expansion card.

(At the device)

(At the card)

UNKNOWN CONNECTOR at the device. UNKNOWN CONNECTOR at the card.

	ON THE OTHER WILL COLOR	
Name	Description	Dir
A18	Address Bus	NEW
A16	Address Bus	NEW.
A14	Address Bus	NEW
Vccr	Voltage Refresh	NEW.
CEH#	Card Enable High Byte	NEW
A11	Address Bus	NEW.
A9	Address Bus	NEW.
A8	Address Bus	NEW.
A6	Address Bus	NEW.
A5	Address Bus	NEW.
A3	Address Bus	NEW.
A2	Address Bus	NEW.
A0	Address Bus	NEW
RAS#	Row Address Strobe	NEW
A24	Address Bus	NEW
A23	Address Bus	NEW
A22	Address Bus	NEW
OE#	Output Enable	NEW
D15	Data Bus	NEW
D13	Data Bus	NEW
D12	Data Bus	NEW
D10	Data Bus	NEW
D9	Data Bus	NEW
D0	Data Bus	NEW
D2	Data Bus	NEW
	A18 A16 A14 Vccr A11 A9 A6 A5 A2 A0 A23 A24 A23 A29 D15 D10 D9 D0	A18 Address Bus A16 Address Bus A14 Address Bus Vccr Voltage Refresh CEH# Card Enable High Byte A11 Address Bus A9 Address Bus A8 Address Bus A6 Address Bus A5 Address Bus A1 Address Bus A2 Address Bus A2 Address Bus A3 Address Bus A4 Address Bus A5 Address Bus A5 Address Bus A6 Address Bus A7 Address Bus A8 Address Bus A9 Address Bus A1 Address Bus A2 Address Bus A3 Address Bus A4 Address Bus A5 Address Bus A6 Address Bus A7 Address Bus A8 Address Bus A8 Address Bus A9 Address Bus A9 Address Bus A1 Address Bus A1 Address Bus A2 Address Bus A1 Address Bus A2 Address Bus A2 Address Bus A3 Address Bus A4 Address Bus A5 Address Bus A6 Address Bus A7 Address Bus A8 Address Bus A8 Address Bus A9 Address Bus A9 Address Bus A1 Address Bus A1 Address Bus A1 Address Bus A2 Address Bus A2 Address Bus A2 Address Bus A3 Address Bus A4 Address Bus A5 Address Bus A6 Address Bus A7 Address Bus A8 Address Bus A8 Address Bus A9 Address Bus

26	D4	Data Bus	NEW.
27	RFU	Reserved for future use	
28	D7	Data Bus	NEW
29	SDA	Serial Data and Address	NEW
30	SCL	Serial Clock	NEW
31	A19	Address Bus	NEW
	A17		NEW
33	A15	Address Bus	NEW
34	A13	Address Bus	NEW
35	A12	Address Bus	NEW
36	RESE T#	Reset	NEW
37	A10	Address Bus	NEW
		Voltage Sense 1	NEW
	A7	Address Bus	NEW
		Bus Size 8	NEW
		Address Bus	NEW
		Card Enable Low Byte	NEW
	A1	•	NEW
		Column Address Strobe Low	NEW
	#	Byte	
45	CASH #	Column Address Strobe High	NEW
46		Byte Card Detect	NEW
4 0	A21	Address Bus	NEW
48		Ready/Busy	NEW
70	#	rcady/bdsy	
49	WE#	Write Enable	NEW
50	D14	Data Bus	NEW
51	RFU	Reserved for future use	
52	D11	Data Bus	NEW
53	VS2#	Voltage Sense 2	NEW
54	D8	Data Bus	NEW
55	D1	Data Bus	NEW
56	D3	Data Bus	NEW
57	D5	Data Bus	NEW
58	D6	Data Bus	HEM

59 RFU Reserved for future use

NEW

60 A20 Address Bus

The following three is separate:

Name Descriptio Dir

n

GND Ground

VCC Power

CINS Card

Insertion

Note: Direction is card relative device.

Contributor: Joakim Ögren

Source: Minicature Card v1.1 spec at Miniature Card Implementers Forum's homepage

NEW

Please send any comments to Joakim Ögren.

This is the URL for the WWW page: http://www.mcif.org/spec.html
Open this address in your WWW browser.

Miniature Card (Tech) Connector



Miniature Card (Technical)

This section is currently based soly on the Miniature Card specification v1.1.

Signal Descriptions:

A0-A24

Address A0 to A24 are the address bus lines that can address up to 32 Mwords (64 MBytes). The Miniature Card specification does not require the Miniature Card to decode the upper address lines. A 2 Mbyte Miniature Card that does not decode the upper address lines would repeat its address space every 2 Mbytes. Address 0h would access the same physical location as 200000h, 400000h, 600000h, etc.

D0-D15

Data lines D0 through D15 constitute the data bus. The data bus is composed of two bytes, the low byte D[7:0] and the high byte D[15:8].

OE#

OE# indicates that the current bus cycle is a read cycle.

WE#

WE# indicates that the current bus cycle is a write cycle.

VS1#

Voltage Sense 1 signal. The card grounds this signal to indicate it can operate at 3.3 Volts. This signal must either be connected to card GND or left open.

VS2#

Voltage Sense 2 signal. The card grounds this signal to indicate it can operate at x.x Volts (the value to be determined at a later date). This signal must either be connected to card GND or left open.

CEL#

CEL# enables the low byte of the data bus (D[7:0]) on the card. This signal is not used in DRAM cards.

CEH#

CEH# enables the high byte of the data bus (D[15:8]) on the card. This signal is not used in DRAM cards.

RAS#

RAS# strobes in the row address for DRAM cards.

CASL#

CASL# strobes in the low byte column address for DRAM cards.

CASH#

CASH# strobes in the high byte column address for DRAM cards.

RESET#

RESET# controls card initialization. When RESET# transitions from a low state to a high state, the Miniature Card must reset to a predetermined state.

BUSY#

BUSY# is a signal generated by the card to indicate the status of operations within the Miniature Card. When BUSY# is high, the Miniature Card is ready to accept the next command from the host. When BUSY# is low, the Miniature Card is busy and unable to accept some data operations from the host. For example, in Flash Miniature Cards the BUSY# signal is tied to the components RY/BY# signal. However, ROM Miniature Cards would always drive BUSY# high since the host will always be able to read from a ROM Miniature Card.

Vccr

Vccr provides a low current (refresh) voltage supply. Vccr is a feature used by DRAM Miniature Cards to "self-refresh" during "sleep" mode.

SDA

I2C: Serial Data/Address.

SCL

I2C: Serial Clock are used to read the attribute information structure (AIS) from the serial EEPROM in a DRAM card.

CD#

CD# is a grounded interface signal. After a Miniature Card has been inserted, CD# will be forced low. The card detect signal is located in the center of the second row of interface signals, and should be one of the last interface signals to connect to the host. Do not confuse CD# with CINS#. CINS# is an early card detect that is one of the first signals to connect to the host.

BS8#

BS8# is a signal driven by the host to indicate if the data bus is x8 or x16. An 8-bit host must drive BS8# low and tie the high byte data bus D[15:8] to the low byte data bus D[7:0]. A 16-bit host must drive this signal high.

GND

Ground

Vcc

Vcc is used to supply power to the card.

CINS#

CINS# is a grounded signal on the front of the Miniature Card that can be used for early detection of a card insertion. CINS# makes contact on the host when the front of the card is inserted into the socket, before the interface signals connect.

Contributor: Joakim Ögren

Source: Minicature Card v1.1 spec at Miniature Card Implementers Forum's homepage

Please send any comments to <u>Joakim Ögren</u>.

NuBus Connector



NuBus

Availble on old Apple Macintosh computers.

Standard: IEEE 1196, "Nubus-A simple 32-bit backplane bus"

(At the card)

(At the computer)
UNKNOWN CONNECTOR at the card.
UNKNOWN CONNECTOR at the computer.

Row A

Pin Nam Description

е -12 VDC 1 -12 V 2 3 /SPV 4 /SP /TM1 6 /AD1 Address/Data 1 /AD3 Address/Data 7 3 8 /AD5 Address/Data /AD7 Address/Data 9 /AD9 Address/Data 9 11 Address/Data AD1 11 1 Address/Data 12 AD1 13 3 13 Address/Data /

```
AD1 15
   5
14 / Address/Data
  AD1 17
  7
15 / Address/Data
  AD1 19
   9
16 / Address/Data
  AD2 21
   1
17 / Address/Data
  AD2 23
   3
18 / Address/Data
  AD2 25
  5
19 / Address/Data
  AD2 27
  7
20 / Address/Data
  AD2 29
  9
21 / Address/Data
  AD3 31
  1
22 GND Ground
23 GND Ground
24 /
  ARB
  1
25 /
  ARB
  3
26 /ID1
27 /ID3
28 /
```

Row B

Pin	Na	Descripti
	me	on
1	-12 V	-12 VDC
2	GN	Ground
3	D GN D	Ground
4	+5 V	+5 VDC
5	+5 V	+5 VDC
6	+5 V	+5 VDC
7	+5 V	+5 VDC
8	*	Reserved ?
9	*	Reserved ?
10	*	Reserved ?
11	*	Reserved ?
12	GN D	Ground
13	GN D	Ground

14 GN Ground

```
D
15 GN
        Ground
   D
   GN
16
        Ground
   D
   GN
17
        Ground
   D
        Ground
18
   GN
   D
   GN
19
        Ground
   D
   GN
20
        Ground
   D
21
   GN
        Ground
   D
   GN
22
        Ground
   D
   GN
23
        Ground
   D
24
        Reserved
25
        Reserved
26
        Reserved
27
        Reserved
28
   +5 V +5 VDC
29
   +5 V +5 VDC
30
   GN
        Ground
   D
   GN
31
        Ground
   D
32 +12
   V
```

Row C

Pin Nam Description / Reset 1 RES ET 2 3 +5 V +5 VDC +5 V +5 VDC /TM0 5 /AD0 Address/Data 7 /AD2 Address/Data /AD4 Address/Data 4 /AD6 Address/Data 10 /AD8 Address/Data 11 / Address/Data AD10 10 12 / Address/Data AD12 12 13 / Address/Data AD14 14 14 / Address/Data AD16 16 15 / Address/Data AD18 18 16 / Address/Data AD20 20 17 / Address/Data AD22 22 18 / Address/Data AD24 24 19 / Address/Data AD26 26

```
20 / Address/Data
   AD28 28
21 /
        Address/Data
   AD30 30
22 GND Ground
23 /PFW
24 /
   ARB
   0
25 /
   ARB
   2
26 /ID0
27 /ID2
28 /
   STAR
   Τ
29 +5 V +5 VDC
30 +5 V +5 VDC
31 GND Ground
32 /CLK Clock
```

Contributor: <u>Joakim Ögren</u>, <u>Karsten Wenke</u>, <u>Michael Van den Acker</u>

Source: ?

Please send any comments to <u>Joakim Ögren</u>.

This the e-mail address:

Karsten.Wenke@t-online.de

Choose this address in your e-mail reader.

This the e-mail address:
rdsmv@huntsman.cse.rmit.edu.au
Choose this address in your e-mail reader.

NuBus 90 Connector



NuBus 90

Availble on old Apple Macintosh computers.

(At the card)

(At the computer)
UNKNOWN CONNECTOR at the card.
UNKNOWN CONNECTOR at the computer.

Row A

Pin Nam Description

	ITAIII	Boodilption
	е	
1	-12	-12 VDC
	V	
2	SB0	
3	/SPV	
4	/SP	
5	/TM1	
6	/AD1	Address/Data
		1
7	/AD3	Address/Data
		3
8	/AD5	Address/Data
		5
9	/AD7	Address/Data
		7
10	/AD9	Address/Data
		9
11	/	Address/Data
	AD1	11
	1	
12	/	Address/Data
	AD1	13
	3	
13	1	Address/Data

```
AD1 15
   5
14 / Address/Data
  AD1 17
  7
15 / Address/Data
  AD1 19
   9
16 / Address/Data
  AD2 21
   1
17 / Address/Data
  AD2 23
   3
18 / Address/Data
  AD2 25
  5
19 / Address/Data
  AD2 27
  7
20 / Address/Data
  AD2 29
  9
21 / Address/Data
  AD3 31
  1
22 GND Ground
23 GND Ground
24 /
  ARB
  1
25 /
  ARB
  3
26 /ID1
27 /ID3
28 /
```

Row B

Pin	Name	Descripti
		on
1	-12 V	-12 VDC
2	GND	Ground
3	GND	Ground
4	+5 V	+5 VDC
5	+5 V	+5 VDC
6	+5 V	+5 VDC
7	+5 V	+5 VDC
8	/TM2	
9	/CM0	
10	/CM1	
11	/CM2	
12	GND	Ground
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	GND	Ground
19	GND	Ground
20	GND	Ground
21	GND	Ground
22	GND	Ground
23	GND	Ground

```
24 /CLK2X
25 STDBYP
   WR
26 /
   CLK2XE
   Ν
   /CBUSY
27
28
   +5 V
            +5 VDC
29 +5 V
            +5 VDC
30 GND Ground
31 GND Ground
32 +12 V +12 VDC
Row C
Pin Nam Description
   е
1
   /
         Reset
   RES
   ET
   SB1
2
3
   +5 V +5 VDC
   +5 V +5 VDC
4
5
   /TM0
6
   /AD0 Address/Data
```

/AD2 Address/Data

/AD4 Address/Data

/AD6 Address/Data

/AD8 Address/Data

Address/Data

Address/Data

6

AD10 10

AD12 12

7

8

9

10

11

12 /

```
13 / Address/Data
   AD14 14
14 / Address/Data
   AD16 16
15 / Address/Data
   AD18 18
16 /
     Address/Data
   AD20 20
17 / Address/Data
   AD22 22
18 / Address/Data
   AD24 24
19 / Address/Data
   AD26 26
20 / Address/Data
   AD28 28
21 / Address/Data
   AD30 30
22 GND Ground
23 /PFW
24 /
   ARB
   0
25 /
   ARB
   2
26 /ID0
27 /ID2
28 /
   STAR
   Т
29 +5 V +5 VDC
30 +5 V +5 VDC
31 GND Ground
32 /CLK Clock
```

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

Zorro II Connector



Zorro II

(At the A2000)

86 PIN EDGE CONNECTOR at the A2000.

None: All of my X's suddenly disappeared. I have now put them back again. I hope the table is correct. Please contact me if not. I don't remember where I found this information.

Pin	A50 0	A100 0	A200 0	A2000 B	Name	Description
1	X	X	X	X	GND	Ground
2	X	X	X	X	GND	Ground
3	X	X	X	X	GND	Ground
4	X	X	X	X	GND	Ground
5	X	X	X	X	+5V	+5 Volts DC
6	X	X	X	X	+5V	+5 Volts DC
7	Χ	Χ	X	Χ	n/c	
8	Χ	Χ	Χ	Χ	-5V	-5 Volts DC
9	Χ	X			n/c	
			X	Χ	28CLOCK	28MHz Clock
10	Χ	X	X	Χ	+12V	+12 Volts DC
11	X	X			n/c	
			X	X	/COPCFG	Configuration Out
12	X	X	Χ	X	CONFIG IN, Grounded	
13	Χ	X	X	Χ	GND	Ground
14	Χ	Χ	X	Χ	/C3	C3 Clock
15	Χ	Χ	X	Χ	CDAC	Clock
16	Χ	X	Χ	Χ	/C1	C1 Clock
17	Χ	X	X	Χ	/OVR	
18	Χ	X	X	Χ	RDY	Ready
19	X	X	X	Χ	/INT2	Interrupt 2
20	X	X			/PALOPE	<u>-</u>
			X	X	n/c /BOSS	

21	Χ	X	X	Χ	A5	Address 5
22	X	X	X	X	/INT6	Interrupt 6
23	X	X	X	X	A6	Address 6
24	X	X	X	X	A4	Address 4
25	X	X	X	X	GND	Ground
26	X	X	X	X	A3	Address 3
27	X	X	X	X	A2	Address 2
28	X	X	X	X	A7	Address 7
29	X	X	X	X	A1	Address 1
30	X	X	X	X	A8	Address 8
31	X	X	X	X	FC0	Processor
						status 0
32	X	X	X	Χ	A9	Address 9
33	X	X	X	Χ	FC1	Processor
						status 1
34	X	X	X	Χ	A10	Address 10
35	X	X	X	Χ	FC2	Processor
						status 2
36	X	X	X	Χ	A11	Address 11
37	X	X	X	Χ	GND	Ground
38	X	X	X	X	A12	Address 12
39	X	X	X	X	A13	Address 13
40	X	X	X	X	/IPL0	
41	X	X	X	X	A14	Address 14
42	X	X	X	X	/IPL1	
43	X	X	X	X	A15	Address 15
44	X	X	X	X	/IPL2	
45	X	X	X	X	A16	Address 16
46	X	X	X	X	/BEER	Bus Error
47	X	X	X	Χ	A17	Address
48	X	X	X	X	/VPA	
49	X	X	X	X	GND	Ground
50	X	X	X	X	ECLK	E Clock
51	X	X	X	X	/VMA	
52	X	X	X	X	A18	Address 18
53	X	X	X	X	RST	Reset
54	X	X	X	X	A19	Address 19

55 56 57 58 59 60	X X X X X	X X X X X	X X X X	X X X X	/HLT A20 A22 A21 A23 /BR /CBR	Halt Address 20 Address 22 Address 21 Address 23
61	Х	Χ	X X	X	GND	Ground
62	X	X	X	X	/BGACK	Cround
63	X	X	X	X	D15	Data 15
64	X	X			/BG	2 5.16. 1 5
			X	X	/CBG	
65	X	X	X	X	D14	Data 14
66	Χ	X	X	X	/DTACK	
67	X	X	X	X	D13	Data 13
68	Χ	X	X	X	R/W	Read/Write
69	X	X	X	X	D12	Data 12
70	X	X	X	X	/LDS	
71	X	X	X	X	D11	Data 11
72	X	X	X	X	/UDS	
73	X	X	X	X	GND	Ground
74	X	X	X	X	/AS	
75	X	X	X	X	D0	Data 0
76	X	X	X	X	D10	Data 10
77	X	X	X	X	D1	Data 1
78	X	X	X	X	D9	Data 9
79	X	X	X	X	D2	Data 2
80	X	X	X	X	D8	Data 8
81	X	X	X	X	D3	Data 3
82	X	X	X	X	D7	Data 7
83	X	X	X	X	D4	Data 4
84	X	X	X	X	D6	Data 6
85	X	X	X	X	GND	Ground
86	X	X	X	X	D5	Data 5

Contributor: <u>Joakim Ögren</u>

Source: ?

Zorro II/III Connector



Zorro II/III

(At the computer)

100 PIN EDGE CONNECTOR at the computer.

				7
PIN	Physic		Zorro III	Zorro III
	al	Name	Address	Data Phase
	Name		Phase	
1	Ground	Ground	Ground	Ground
2	Ground	Ground	Ground	Ground
3	Ground	Ground	Ground	Ground
4	Ground	Ground	Ground	Ground
5	+5VDC	+5VDC	+5VDC	+5VDC
6	+5VDC	+5VDC	+5VDC	+5VDC
7	/OWN	/OWN	/OWN	/OWN
8	-5VDC	-5VDC	-5VDC	-5VDC
9	1	/SLAVEn	/SLAVEn	/SLAVEn
	SLAVE			
	n			
10	+12VD	+12VDC	+12VDC	+12VDC
. •	C			
11	1	1	/CFGOUTn	/CFGOUTn
• •	CFGOU	CFGOUT	70.000	,
	Tn	n		
12	1	/CFGINn	/CFGINn	/CFGINn
12	CFGIN	701 011111	701 011111	701 011111
	n			
13	Ground	Ground	Ground	Ground
14	/C3	/C3 Clock	/C3 Clock	/C3 Clock
15	CDAC	CDAC	CDAC Clock	CDAC
13	CDAC	Clock	ODAC CIOCK	Clock
16	/C1		/C1 Clock	
		/C1 Clock		/C1 Clock
17	/CINH		/CINH	/CINH
18	/MTCR		/MTCR	/MTCR
	/INT2		/INT2	/INT2
20	-12VDC	-12VDC	-12VDC	-12VDC

	A5 /INT6	A5 /INT6	A5 /INT6	A5 /INT6
23		A6	A6	A6
24	A4 Cround	A4 Cround	A4 Cround	A4 Cround
	Ground		Ground	Ground
	A3 A2	A3 A2	A3 A2	A3 A2
27 28	A2 A7	A2 A7	AZ A7	AZ A7
29	/LOCK	A1	/LOCK	/LOCK
30		A8	A8	D0
	FC0	FC0	FC0	FC0
32		A9	A9	D1
	FC1	FC1	FC1	FC1
	AD10	A10	A10	D2
	FC2	FC2	FC2	FC2
36		A11	A11	D3
37	Ground	Ground	Ground	Ground
38	AD12	A12	A12	D4
39	AD13	A13	A13	D5
40	Reserv ed	(/EINT7)	Reserved	Reserved
41	AD14	A14	A14	D6
42	Reserv ed	(/EINT5)	Reserved	Reserved
43	AD15	A15	A15	D7
44	Reserv ed	(/EINT4)	Reserved	Reserved
45	AD16	A16	A16	D8
46	/BERR	/BERR	/BERR	/BERR
47	AD17	A17	A17	D9
48	/ MTACK	(/VPA)	/MTACK	/MTACK
49			Ground	Ground
		E Clock		E Clock
		(/VMA)		/DS0
	AD18	` ,	A18	D10
53	/RESET	/RST	/RESET	/RESET

54 55 56 57 58 59 60 61 62	AD19 /HLT AD20 AD22 AD21 AD23 /BRn Ground / BGACK	A19 /HLT A20 A22 A21 A23 /BRn Ground /BGACK	A19 /HLT A20 A22 A21 A23 /BRn Ground /BGACK	D11 /HLT D12 D14 D13 D15 /BRn Ground /BGACK
63	AD31	D15	A31	D31
64	/BGn	/BGn	/BGn	/BGn
65	AD30	D14	A30	D30
66		/DTACK	/DTACK	/DTACK
67	AD29	D13	A29	D29
68	READ	READ	READ	READ
69	AD28	D12	A28	D28
70	/DS2	/LDS	/DS2	/DS2
71	AD27	D11	A27	D27
72	/DS3	/UDS	/DS3	/DS3
73	Ground	Ground	Ground	Ground
74	/CCS	/AS	/CCS	/CCS
75 - 20	SD0	D0	Reserved	D16
76 77	AD26	D10	A26	D26
77 70	SD1	D1	Reserved	D17
78 70	AD25	D9	A25	D25
79 90	SD2 AD24	D2	Reserved	D18
80 81	SD3	D8 D3	A24 Reserved	D24 D19
82	SD7	D7	Reserved	D19
83	SD7	D4	Reserved	D20
84	SD4	D4	Reserved	D22
85	Ground	Ground	Ground	Ground
86	SD5	D5	Reserved	D21
87	Ground	Ground	Ground	Ground
88	Ground	Ground	Ground	Ground
89	Ground	Ground	Ground	Ground

90 91	Ground SenseZ 3		Ground SenseZ3	Ground SenseZ3
92	7M	E7M	7M	7M
93	DOE	DOE	DOE	DOE
94	/IORST	/BUSRST	/IORST	/IORST
95	/BCLR	/GBG	/BCLR	/BCLR
96	Reserv ed	(/EINT1)	Reserved	Reserved
97	/FCS	No Connect	/FCS	/FCS
98	/DS1	No Connect	/DS1	/DS1
99 100	Ground Ground	Ground Ground	Ground Ground	Ground Ground

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore

Amiga 1200 CPU-port Connector



Amiga 1200 CPU-port

(At the computer)

UNKNOWN CONNECTOR at the computer.

ONKNOWN CONNECTOR at the compute			
Pin	Name	Description	
1	n/c	Reserved	
2	n/c	Reserved	
3	n/c	Reserved	
4	n/c	Reserved	
5	n/c	Reserved	
6	n/c	Reserved	
7	n/c	Reserved	
8	n/c	Reserved	
9	GND	Ground	
10	+5V	+5 Volts DC	
11	A23	Address 23	
12	A22	Address 22	
13	A21	Address 21	
14	A20	Address 20	
15	A19	Address 19	
16	A18	Address 18	
17	A17	Address 17	
18	A16	Address 16	
19	GND	Ground	
20	+5V	+5 Volts DC	
21		Address 15	
22	A14	Address 14	
23		Address 13	
24	A12	Address 12	
25	A11	Address 11	
26	A10	Address 10	
27	A9	Address 9	
28	A8	Address 8	
29	GND	Ground	
30	+5V	+5 Volts DC	

31 32	A7 A6	Address 7 Address 6
33	A5	Address 5
34	A4	Address 4
35	A3	Address 3
36	A2	Address 2
37	A1	Address 1
38	Α0	Address 0
39	GND	Ground
40	+5V	+5 Volts DC
41	D31	Data 31
42	D30	Data 30
43	D29	Data 29
44	D28	Data 28
45	D27	Data 27
46	D26	Data 26
47	D25	Data 25
48	D24	Data 24
49	GND	Ground
50	+5V	+5 Volts DC
51	D23	Data 23
52	D22	Data 22
53	D21	Data 21
54	D20	Data 20
55	D19	Data 19
56	D18	Data 18
57	D17	Data 17
58	D16	Data 16
59	GND	Ground
60	+5V	+5 Volts DC
61	D15	Data 15
62	D14	Data 14
63	D13	Data 13
64 65	D12	Data 12
65 66	D11	Data 11
66 67	D10	Data 10
67	D9	Data 9

76 77 78 79 80 81 82	+5V D7 D6 D5 D4 D3 D2 D1 D0 GND +5V	Data 8 Ground +5 Volts DC Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 Ground +5 Volts DC
	n/c	Reserved
85		Reset
86 87		Halt Reserved
88		Reserved
	SIZE1	110001100
	SIZE0	
91	/AS	Address Strobe
92	/DS	Data Strobe
93	R/W	Read/Write
94		Bus Error
	n/c	Reserved
	/AVEC	
97 98	/DSACK1 /DSACK2	
	CPUCKLA	
	ECLOCK	EClock pulse
101	GND	Ground
102	+5V	+5 Volts DC
	FC2	Processor Status 2
104	FC1	Processor Status 1

	FC0 /RMC	Processor Status 0
107		Reserved
108	_	Reserved
109		Reserved
110		Reserved
_	/BR	Slot specific Bus
	/DIX	Arbitration
112	/BG	Slot specific Bus
112	700	Arbitration
113	n/c	Reserved
_	/BOSS	110001100
	/FPUCS	FPU Chip select
116		FPU Sense
110	FPUSENS	TT O OCHOC
	E	
117	CCKA	
	/RESET	Reset
	GND	Ground
	+5V	+5 Volts DC
	/NETCS	
	/SPARECS	
	/RTCCS	Realtime Clock Chip
		select
124	/FLASH	
125	/REG	
	/CCENA	
127	/WAIT	
128	/KBRESET	Keyboard reset
129	/IORD	IO Read
130	/IOWR	IO Write
131	/OE	Output enable
132	/WE	•
133	/OVR	/DTACK Override
134	XRDY	External Ready
135	/ZORRO	•
136	/WIDE	

	/INT2 /INT6	Interrupt level 2 Interrupt level 6
139	GND	Ground
140	+5V	+5 Volts DC
141	SYSTEM1	System1 Ground
142	SYSTEM0	System0 Ground
143	/xRxD	•
144	/xTxD	
145	/CONFIG	
	OUT	
146	AGND	Audio Ground
147	ALEFT	Audio Left
148	ARIGHT	Audio Right
149	+12V	+12 Volts DC
150	-12V	-12 Volts DC

Contributor: <u>Joakim Ögren</u>

Source: ?

Amiga 1000 Ramex Connector



Amiga 1000 Ramex

(At the computer)

60 PIN EDGE CONNÉCTOR (.156") at the computer.

Pin	Nam	Descripti
	е	on
1	GND	Ground
2	D15	Data 15
3	+5V	+5 Volts
		DC
4	D12	Data 12
5	GND	Ground
6	D11	Data 11
7	+5V	+5 Volts
		DC
8	D8	Data 8
9	GND	Ground
10	D7	Data 7
11	+5V	+5 Volts
		DC
12	D4	Data 4
13	GND	Ground
14	D3	Data 3
15	+5V	+5 Volts
		DC
16	D0	Data 0
17	GND	Ground
18	DRA	
	4	
19	DRA	
	5	
20	DRA	
0.4	6	
21	DRA	
	7	

```
22 GND Ground
23
   /RAS
24
   GND Ground
25
    GND Ground
26
   /
    CAS
    U0
27
    GND Ground
28
   /
    CAS
    L0
29
    +5V
         +5 Volts
         DC
30
    +5V
         +5 Volts
         DC
    GND Ground
Α
    D14
         Data 14
В
C
    +5V
         +5 Volts
         DC
    D13
         Data 13
D
Ε
    GND Ground
F
    D10
         Data 10
Н
    +5V
         +5 Volts
         DC
J
    D9
         Data 9
    GND Ground
K
L
    D6
         Data 6
    +5V
M
         +5 Volts
         DC
Ν
    D5
         Data 5
Р
    GND Ground
    D2
R
         Data 2
    +5V
S
         +5 Volts
         DC
Т
    D1
         Data 1
    GND Ground
U
```

```
V DRA
   3
W DRA
   2
Χ
   DRA
   1
   DRA
Υ
   0
Z GND Ground
AA /
   RRW
BB GND Ground
CC GND Ground
DD /
   CAS
   U1
EE GND Ground
FF /
   CAS
   L1
HH +5V +5 Volts
        DC
JJ
        +5 Volts
  +5V
        DC
```

Contributor: Joakim Ögren

Source: ?

Amiga Video Expansion Connector



Video Expansion (Amiga)

(At the computer)

36+54 PIN EDGE CONNECTOR at the computer.

Pin	Name	Dir	Description
1	RGB16	NEW	Red Bit 0
2	RGB17	NEW	Red Bit 1
3	LINELF	NEW	Audio Line Out Left
4	LINERT	NEW	Audio Line Out Right
5	C28D	NEW	Pixel-Synchronous Clock
6	+5V	-	+5 Volts DC (1 A)
7	ARED	NEW	Analog Red
8	+5V	-	+5 Volts DC (1 A)
9	GND	-	Digital Ground
10	+12V	-	+12 Volts DC (40 mA)
11	AGREE	NEW	Analog Green
	N		
12	GND	-	Digital Ground
13	GND	-	Digital Ground
14	1	NEW	Composite Sync
	CSYNC		
15	ABLUE	NEW	Analog Blue
16	1	NEW	Genlock Clock Enable
	XCLKE		
	N		
17	GND	-	Digital Ground
18	BURST	NEW	Burst Gate
19	/C4	NEW	3.55/3.58 MHz Clock
20	GND	-	Digital Ground
21	GND	-	Digital Ground
22	1	NEW	Horizontal Sync (47 Ohm)
	HSYNC		
23	RGB4	NEW	Blue Bit 4
24	GND	_	Digital Ground
25	RGB7	NEW	Blue Bit 7

26	/ \/C\/\\\C	NEW.	Vertical Sync (47 Ohm)
27 28 29 30	VSYNC RGB15 BLANK RGB23 / PIXELS W	NEW.	Green Bit 7 Video Blank Red 7 Genlock Overlay (47 Ohm)
31 32 33 34 35 36	-5V GND /XCLK /C1 +5V PSTRO BE	NEW.	-5 Volts DC Digital Ground Genlock Clock C1 Clock +5 Volts DC (1 A) Printer Port Handshake
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	GND RGB20 RGB21 RGB22 GND RGB12 RGB13 RGB14 GND RGB5 RGB6 GND SOG TBASE CDAC PPOUT /C3		Digital Ground Red Bit 4 Red Bit 5 Red Bit 6 Digital Ground Green Bit 4 Green Bit 5 Green Bit 6 Digital Ground Blue Bit 5 Blue Bit 6 Ground Sync-On-Green Indicator 50/60 Hz Software Clock Timebase 7.09/7.16 MHz Clock Printer Port Paper Out 3.55/3.58 MHz Clock
18 19 20	PBUSY /LPEN /PACK	NEW NEW	Printer Port Busy Light Pen Input Printer Port Acknowledge

21 22 23 24 25 26 27 28 29 30 31	PSEL GND PPD0 PPD1 PPD2 PPD3 PPD4 PPD5 PPD6 PPD7 /LED	NEW	Handshake Printer Port Select Digital Ground Printer Port Data Bit 0 Printer Port Data Bit 1 Printer Port Data Bit 2 Printer Port Data Bit 3 Printer Port Data Bit 4 Printer Port Data Bit 5 Printer Port Data Bit 6 Printer Port Data Bit 7 LED (Audio filter bypass) Setting
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53	GND RAWLF AGND RAWRT AGND n/c n/c GND GND GND GND RGB18 RGB19 RGB10 RGB11 RGB0 RGB1 RGB1 RGB1		Digital Ground Raw (Unfiltered) Audio Left Audio Ground Raw (Unfiltered) Audio Right Audio Ground Reserved for future expansion Reserved for future expansion Digital Ground Digital Ground Reserved for future expansion Reserved for future expansion Digital Ground Reserved for future expansion Digital Ground Digital Ground Digital Ground Red Bit 2 Red Bit 3 Green Bit 0 Green Bit 1 Green Bit 2 Green Bit 3 Blue Bit 0 Blue Bit 1 Blue Bit 1

Note: Direction is Motherboard relative Card.

Note: Do not mix analog & digital grounds.

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore

CD32 Expansion-port Connector

Comment

Probably not connected since 68EC02



CD32 Expansion-port

(At the computer)

UNKNOWN 182 PIN CONNECTOR (SAME AS MCA) at the computer.

OINI	ANOVIN 102 FIIN	CONNECTOR (SAME AS MC)
Pin	Name	Description
1	A31	Address 31
2	A30	Address 30
3	A29	Address 29
4	A28	Address 28
5	A27	Address 27
6	A26	Address 26
7	A25	Address 25
8	A24	Address 24
9	DGND	Data Ground
10	VCC	+5 VDC
11	A23	Address 23
12	A22	Address 22
13	A21	Address 21
14	A20	Address 20
15	A19	Address 19
16	A18	Address 18
17	A17	Address 17
18	A16	Address 16
19	DGND	Data Ground
20	VCC	+5 VDC
21	A15	Address 15
22	A14	Address 14
23	A13	Address 13
24	A12	Address 12
25	A11	Address 11
26	A10	Address 10
27	A9	Address 9
28	A8	Address 8
29	DGND	Data Ground
30	VCC	+5 VDC

31	A7	Address 7
	A6	Address 6
	A5	Address 5
34	A4	Address 4
35	A3	Address 3
36	A2	Address 2
37		Address 1
38	A0	Address 0
39	DGND	Data Ground
40	VCC	+5 VDC
41	D31	Data 31
42	D30	Data 30
43	D29	Data 29
44	D28	Data 28
45	D27	Data 27
46	D26	Data 26
47	D25	Data 25
48	D24	Data 24
49	DGND	Data Ground
50	VCC	+5 VDC
51	D23	Data 23
52	D22	Data 22
53	D21	Data 21
54	D20	Data 20
55	D19	Data 19
56	D18	Data 18
57	D17	Data 17
58	D16	Data 16
59	DGND	Data Ground
60	VCC	+5 VDC
61	D15	Data 15
62	D14	Data 14
63	D13	Data 13
64	D12	Data 12
65	D11	Data 11
66	D10	Data 10
67	D9	Data 9

D8 DGND VCC D7	Data 8 Data Ground +5 VDC Data 7	
D6	Data 6	
D5	Data 5	
D4	Data 4	
/IPL2	Interrupt Priority Level 2	
/IPL1	Interrupt Priority Level 1	
/IPL0	Interrupt Priority Level 0	
/DOT	Deset	
SIZE1	Size 1	Indicates number of bytes remaining to
SIZEO	Size ()	transfer Indicates number of bytes remaining to
OIZLO	0120 0	transfer
/AS	Address Strobe	
/DERK	DUS EIIUI	
/AVEC	Autovector Req	Autovector request during interrupt acknowledge
/DSACK1	Data Ack 1	Data trasnfer and size acknowledge
/DSACK0 CPUCLK_A	Data Ack 0	Data transfer and size acknowledge
DGND	Data Ground	
	DGND VCC D7 D6 D5 D4 D3 D2 D1 D0 DGND VCC /IPL2 /IPL1 /IPL0 /RST /HALT /ECS /OCS SIZE1 SIZE0 /AS /DS /R/W /BERR /AVEC /DSACK1 /DSACK0 CPUCLK_A	DGND Data Ground VCC +5 VDC D7 Data 7 D6 Data 6 D5 Data 5 D4 Data 3 D2 Data 2 D1 Data 1 D0 Data Ground VCC +5 VDC /IPL2 Interrupt Priority Level 2 /IPL1 Interrupt Priority Level 1 /IPL0 Interrupt Priority Level 0 /RST Reset /HALT Halt /ECS ECS?? /OCS OCS?? SIZE1 Size 1 SIZE0 Size 0 /AS Address Strobe /DS Data Strobe /R/W Read/Write /BERR Bus Error /AVEC Autovector Req /DSACK1 Data Ack 1 /DSACK0 CPUCLK_A

102 VCC 103 FC2 104 FC1 105 FC0 106 107 108 109	+5 VDC Function Codes 2 Function Codes 1 Function Codes 0	
110 111 /CPU_BR 112 /EXP_BG	CPU bus request?? Expansion bus granted??	
113 /CPU_BG 114 /EXP_BR	CPU bus granted?? Expansion bus request??	
115 116 117 /PUNT	·	
118 /RESET	68020 RESET	
119 /INT2	Interrupt 2	Generate a level 2 interrupt
120 /INT6	Interrupt 2	Generate a level 6 interrupt
121 /	Keyboard clock	
KB_CLOCK 122 /KB DATA	Keyboard data	
123 /FIRE0	Fire Button 0??	
124 /FIRE1	Fire Button 1??	
125 /LED	Power On LED ??	
126 /ACTIVE	Disk active LED	
127 /RXD	Serial Receive	Serial data in
128 /TXD	Serial Transmit	Serial data out
129 /DKRD 130 /DKWD		Floppy interface (Paula?)
131 SYSTEM		Floppy interface (Paula?)
132 /DKWE		Floppy interface (Paula?)
133 CONFIG O		
UT _		
134		

136 + 137 E 138 + 139 140 E	DGND +12V DGND +12V 17MHZ EXT_AUDI O	Data Ground +12V DC Data Ground +12V DC	For FMV inteface ?? For FMV inteface ??
141 [142 / 143 [144 [145 [146 \ 147 [148 [149 [150 [151 /	DA_DATA 'MUTE DA_LRCLK DA_BCLK DGND VCC DR DG DB DI	Data Ground +5 VDC Digital Red Digital Green Digital Blue Digital Intensity	For FMV inteface ?? For FMV inteface ?? For FMV inteface ?? For FMV inteface ??
153 /	/PIXELSW /BLANK PIXELCLK	Pivelclock	For manipulating RBG data
	DGND	Data Ground +5 VDC	To manipulating NBO data
157 / 158 (159 / 160 / 161 \ 162 \ 163 / 164 / 165 / 166 /	CSYNC CCK_B HSYNC VSYNC VGND VGND AR_EXT AR AG_EXT AG AB_EXT	Composite sync Color clock ?? Horizontal sync Vertical sync Video ground Video ground Analog Red External Analog Red Analog Green External Analog Green Analog Blue External Analog Blue	Not buffered.

169 VGND 170 VGND 171 /NTSC	Video ground Video ground	
172 /XCLKEN	Enable External video clock	(Genlock)
173 XCLK	External video clock	(Genlock)
174 /	External Video	Disable internal video interfaces
EXT_VIDE		
Ο		
175 DGND	Data Ground	
176 VCC	+5 VDC	
177 AGND	Audio Ground	
178 +12V	+12V DC	
179 LEFT_EXT	Left sound External	
180 LEFT	Left sound	
181 RIGHT_EX T	Right sound External	
182 RIGHT	Right sound	

Contributor: <u>Joakim Ögren</u>

Source: <u>CD32 expanstion port info</u>, usenet posting by <u>Anders Stenkvist</u>..

This is the URL for the ftp:

ftp://ftp.demon.co.uk/pub/amiga/docs/cd32-pinouts.txt

Open this address in your WWW browser or FTP client.

This the e-mail address:

ask_me@elixir.e.kth.se

Choose this address in your e-mail reader.

CardBus Connector



CardBus

32-bit bus defined by PCMCIA.

(At the controller)

(At the peripherals)
68 PIN ??? MALE at the controller.
68 PIN ??? FEMALE at the peripherals.

68 PIN ??? FEMALE at the peripherals.			
Pin	Name	Description	
1	GND	Ground	
2	CAD0	Address/Data 0	
3	CAD1	Address/Data 1	
4	CAD3	Address/Data 3	
5	CAD5	Address/Data 5	
6	CAD7	Address/Data 7	
7	CCBE0#	Command/Byte	
		Enable 0	
8	CAD9	Address/Data 9	
9	CAD11	Address/Data 11	
10	CAD12	Address/Data 12	
11	CAD14	Address/Data 14	
12	CCBE1#	Command/Byte	
		Enable 1	
13	CPAR	Parity	
14	CPERR#	Parity error	
15	CGNT#	Grant	
16	CINT#	Interrupt	
17	Vcc	Vcc	
18	Vpp1	Vpp1	
19	CCLK	CCLK	
20	CIRDY#	Initiator Ready	
21	CCBE2#	Command/Byte	
		Enable 2	
22	CAD18	Address/Data 18	
23	CAD20	Address/Data 20	

- 24 CAD21 Address/Data 21
- 25 CAD22 Address/Data 22
- 26 CAD23 Address/Data 23
- 27 CAD24 Address/Data 24
- 28 CAD25 Address/Data 25
- 29 CAD26 Address/Data 26
- 30 CAD27 Address/Data 27
- 31 CAD29 Address/Data 29
- 32 RSRVD Reserved
- 33 CCLKR CCLKRUN#

UN#

- **GND** 34 Ground
- 35 **GND** Ground
- 36 CCD1# Card Detect 1
- 37 CAD2 Address/Data 2
- 38 CAD4 Address/Data 4
- 39 CAD6 Address/Data 6
- 40 RSRVD Reserved
- 41 CAD8 Address/Data 8
- CAD10 42 Address/Data 10
- 43 CVS1
- 44 CAD13 Address/Data 13
- 45 CAD15 Address/Data 15
- 46 CAD16 Address/Data 16
- 47 RSRVD Reserved
- 48 **CBLOC** Block ???

K#

- 49 CSTOP# Stop transfer cycle
- 50 **CDEVS** Device Select EL#
- 51 Vcc Vcc
- 52 Vpp2 Vpp2
- 53 CTRDY# Target Ready
- 54 CFRAM Address or Data E# phase
- 55 CAD17 Address/Data 17
- CAD19 56 CAD19

57	CVS2	
58	CRST#	Reset
59	CSERR#	System Error
60	CREQ#	Request ???
61	CCBE3#	Command/Byte
		Enable 3
62	CAUDIO	Audio ???
63	CSTSC	
	HG	
64	CAD28	Address/Data 28
65	CAD30	Address/Data 30
66	CAD31	Address/Data 31
67	CCD2#	Card Detect 2
68	GND	Ground

Contributor: Joakim Ögren

Source: PC Card Standard at PC Card's homepage

This is the URL for the WWW page:
http://www.pc-card.com/stand_overview.html
Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.pc-card.com

Open this address in your WWW browser.

PC Card Connector



PC Card

16-bit bus defined by PCMCIA.

(At the controller)

(At the peripherals)
68 PIN ??? MALE at the controller.
68 PIN ??? FEMALE at the peripherals.

Pin	Memo	1/	Description
	ry	O+Me	-
		m	
1	GND	GND	Ground
2	D3	D3	Data 3
3	D4	D4	Data 4
4	D5	D5	Data 5
5	D6	D6	Data 6
6	D7	D7	Data 7
7	CE1#	CE1#	
8	A10	A10	Address 10
9	OE#	OE#	Output Enable
10	A11	A11	Address 11
11	A9	A9	Address 9
12	A8	A8	Address 8
13	A13	A13	Address 13
14		A14	Address 14
15		WE#	Write Enable ???
16	READ Y	IREQ#	
17	Vcc	Vcc	Vcc
18	Vpp1	Vpp1	Vpp1
19	A16	A16	Address 16
20	A15	A15	Address 15
21	A12	A12	Address 12
22	A7	A7	Address 7
23	A6	A6	Address 6

```
A5
24
                  Address 5
          A5
25
    A4
          A4
                  Address 4
    A3
26
          A3
                  Address 3
    A2
          A2
                  Address 2
27
28
    A1
          A1
                  Address 1
29
    A0
          A0
                  Address 0
30
          D0
    D0
                  Data 0
31
    D1
          D1
                  Data 1
32
    D2
          D2
                  Data 2
33
    WP
          IOIS16
          #
34
    GND
          GND
                  Ground
35
    GND
          GND
                  Ground
36
    CD1# CD1#
                  Card Detect 1
37
          D11
    D11
                  Data 11
38
    D12
          D12
                  Data 12
39
    D13
          D13
                  Data 13
    D14
          D14
40
                  Data 14
41
    D15
          D15
                  Data 15
42
   CE2#
          CE2#
43
    VS1#
          VS1#
44
    RSRV IORD#
                  Reserved / IORD#
    D
    RSRV IOWR# Reserved / IOWR#
45
    D
46
   A17
          A17
                  Address 17
   A18
          A18
                  Address 18
47
48
   A19
          A19
                  Address 19
49
   A20
          A20
                  Address 20
50
    A21
          A21
                  Address 21
    Vcc
          Vcc
                  Vcc
51
52
    Vpp2
          Vpp2
                  Vpp2
                  Address 22
53
   A22
          A22
54
   A23
          A23
                  Address 23
55
   A24
          A24
                  Address 24
56
   A25
          A25
                  Address 25
57
    VS2#
          VS2#
```

```
58
   RESE RESET Reset
   Т
   WAIT WAIT#
59
   #
   RSRV INPAC
                 Reserved / ???
60
          K#
    D
61
   REG# REG#
62
   BVD2 SPKR# Battery Voltage 2 /
                 Speaker ???
          STSCH Battery Voltage 1 / ???
63
   BVD1
          G#
          D8
   D8
                 Data 8
64
65
   D9
          D9
                 Data 9
66
   D10
          D10
                 Data 10
67
   CD2# CD2#
68
   GND
          GND
                 Ground
```

Contributor: Joakim Ögren

Source: PC Card Standard at PC Card's homepage

Please send any comments to <u>Joakim Ögren</u>.

PC Card ATA Connector



PC Card ATA

This specification makes it possible to share ATA & PC Card with the same connectors. (At the controller)

(At the peripherals)
68 PIN ??? MALE at the controller.
68 PIN ??? FEMALE at the peripherals.

Pin	Namel	Hos t	Dir	Dev	PC-Card equiv
1	Groun	X	NEW	X	Ground
2 3 4 5 6 7 8 9	d DD3 DD4 DD5 DD6 DD7 /CS0 / SELAT A	x x x x x		x x x x x i	D3 D4 D5 D6 D7 /CE1 A10 /OE
10 11 12 13 14	/CS1	X	HEM	x 1) i	A9 A8
15 16	INTR	X	NEW.	i X	/WE /READY:IREQ
17 18 19 20 21	Q VCC	X	NEW	X	VCC

```
NEW
22
                             A7
                   NEW
23
                             A6
                   NEW
24
                             A5
                   NEW
25
                             A4
                   NEW
26
                             A3
                        i
27
                   NEW
                             A2
    DA2
            Χ
                        Χ
                  NEW
28
    DA1
                             A1
            Χ
                        Χ
                   NEW
29
    DA0
                             A0
            Χ
                        Χ
                  NEW
30
    DD0
                             D0
            Χ
                        Χ
                  NEW
31
                             D1
    DD1
            Χ
                        Χ
                  NEW
32
    DD2
                             D2
            Χ
                        Χ
                   NEW
33
                             /WP:IOIS16
    /
            Χ
                        Χ
    IOCS1
    6
                   NEW
34
    Groun x
                             Ground
                       Χ
    d
                   NEW
35
                             Ground
    Groun x
                        Χ
    d
                   NEW
    /CD1
                             /CD1
36
                        Χ
            Χ
                   NEW
37
    DD11
                             D11
            Χ
                        Χ
                   NEW
38
    DD12
                             D12
                        Χ
            Χ
                  NEW
39
    DD13
                             D13
            Χ
                        Χ
                   NEW
40
    DD14
                             D14
                        Χ
            Χ
                  NEW
41
    DD15
                       Χ
                             D15
            Χ
                  NEW
42
    /CS1
                             /CE2
                       x 1)
            Χ
                  NEW
43
                             /VS1
                        İ
                   NEW
44
    /DIOR x
                             /IORD
                        Χ
45
    /DIOW x
                   NEW
                             /IOWR
                       Χ
46
47
48
49
50
51
    VCC
                             VCC
            Χ
                        Χ
52
53
54
```

```
NEW
    M/S-
                      x2)
55
           Χ
                 NEW
    CSEL
56
                      x2)
           Χ
                 NEW
57
                           /VS2
                 NEW
58
                           RESET
    /
                      Χ
           Χ
    RESE
    Т
                 NEW
    IORD
                      x 3)
                           /WAIT
59
          0
    Y
                 NEW
60
   DMAR o
                      x 3)
                           /INPACK
    Q
                 NEW
61
                           /REG
                      0
           0
    DMAC
    K
                 NEW
    /DASP x
62
                           /BVD2:SPKR
                      Χ
                 NEW
63
   /
           Χ
                      Χ
                           /
                           BVD1:STSCH
    PDIA
    G
                           G
                 NEW
    DD8
64
                           D8
           Χ
                      Χ
                 NEW
65
   DD9
                           D9
           Χ
                      Χ
                 NEW
66
   DD10
                           D10
           Χ
                      Χ
                 NEW
67
                           /CD2
    /CD2
           Χ
                      Χ
                 NEW
68
    Groun x
                           Ground
                      Χ
    d
```

x = Required.

i = Ignored by host in ATA mode.

o = Optional.

nothing = Not connected.

- 1) Device shall support only one /CS1 signal pin.
- 2) Device shall support either /M/S or CSEL but not both.
- 3) Device shall hold this signal negated if it does not support this function.

Contributor: Joakim Ögren

Source: ATA-2 specifictions

Please send any comments to Joakim Ögren.

PCMCIA Connector



PCMCIA

PCMCIA=Personal Computer Memory Card International Association.

(At the controller)

(At the peripherals)
68 PIN ??? MALE at the controller.
68 PIN ??? FEMALE at the peripherals.

00 1	oo i ii v i i i i Livi Lee at the peripherals.			
Pin	Name	Di	Description	
		r		
1	GND		Ground	
2	D3	NEW	Dala J	
3	D4	NEW	Data 4	
4	D5	NEW	Data 5	
5	D6	NEW	Data 6	
6	D7	NEW	Data 7	
7	/CE1	NEW	Card Enable 1	
8	A10	NEW	Address 10	
9	/OE	NEW	Output Enable	
10	A11	NEW	Address 11	
11	A9	NEW	Address 9	
12	A8	NEW	Address 8	
13	A13	NEW	Address 13	
14	A14	NEW	Address 14	
15	/WE:/P	NEW	Write Enable : Program	
16	/READY:/	NEW	Ready : Busy (IREQ)	
	IREQ			
17	VCC	NEW	+5V	
18	VPP1	NEW	Programming Voltage	
			(EPROM)	
19	A16	NEW	Address 16	
20	A15	NEW	Address 15	
21	A12	NEW	Address 12	
22		NEW	Address 7	
23	A6	NEW	Address 6	

```
Address 5
   A5
24
                Address 4
25
    A4
                Address 3
    A3
26
                NEW Address 2
    A2
27
                NEW Address 1
28
    A1
                NEW Address 0
29
    A0
                NEW Data 0
30
    D0
                NEW Data 1
31
    D1
                NEW Data 2
32
    D2
                Nrite Protect : IOIS16
33
    /WP:/IOIS16
34
    GND
                   Ground
35
    GND
                   Ground
                Card Detect 1
36
   /CD1
                New Data 11
37
    D11
                New Data 12
38
    D12
                NEW Data 13
39
    D13
                NEW Data 14
40
    D14
                New Data 15
41
    D15
                Card Enable 2
42
   /CE2
                Refresh
   /VS1
43
44
   /IORD
                   I/O Read
45
   /IOWR
                   I/O Write
                Address 17
46
   A17
                Address 18
47
   A18
                Address 19
   A19
48
                Address 20
49
   A20
                NEW Address 21
50
   A21
                <sup>№₩</sup> +5V
51
    VCC
52
    VPP2
                   Programmeing Voltage 2
                   (EPROM)
                Àddress 22
53
   A22
                NEW Address 23
   A23
54
                NEW Address 24
55
   A24
                Address 25
56
   A25
57
   /VS2
                ?
                   RFU
58
    RESET
                ?
                   RESET
59
    /WAIT
                   WAIT
                ?
```

/INPACK 60 Register Select 61 /REG Battery Voltage Detect 2: 62 **BVD2:SPKR SPKR** NEW Battery Voltage Detect 1 : 63 STSCHG **BVD1:STSC** HG ™ Data 8 D8 64 NEW Data 9 65 D9 NEW Data 10 66 D10 Card Detect 2 67 /CD2 Ground 68 **GND**

Note: Direction is Controller (computer) relative PCMCIA-card.

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

Please send any comments to Joakim Ögren.

CompactFlash Connector



CompactFlash

Developed by SanDisk.

Is compatible with PC-Card ATA with a simple passive adapter.

See PC-Card ATA for more information.

(At the controller)

(At the peripherals)

50 PIN ??? MALE at the controller.

50 PIN ??? FEMALE at the peripherals.

Pin	Name	Description
1	GND	Ground
2	D3	Data 3
3	D4	Data 4
4	D5	Data 5
5	D6	Data 6
6	D7	Data 7
7	/CE1	Card Enable 1
8	A10	Address 10
9	/OE	Output Enable
10	A9	Address 9
11	A8	Address 8
12	A7	Address 7
13	VCC	+5V
14	A6	Address 6
15	A5	Address 5
16	A4	Address 4
17	A3	Address 3
18	A2	Address 2
19	A1	Address 1
20	A0	Address 0
21	D0	Data 0
22	D1	Data 1
23	D2	Data 2
24	/WP:/IOIS16	Write Protect : IOIS16

	/CD2	Card Detect 2
	/CD1	Card Detect 1
27	_	Data 0
28		Data 0
	D0	Data 0
	D0	Data 0
	D0	Data 0
	/CE2	Card Enable 2
	/VS1	Refresh
	/IORD	I/O Read
	/IOWR	I/O Write
	/WE	Write Enable
37	/READY:/RDY:/	Ready : Busy : IREQ
	IREQ	
38	VCC	+5V
39	CSEL	
40	/VS2	RFU
41	RESET	Reset
42	/WAIT	Wait
43	/INPACK	
44	/REG	Register Select
45	/BVD2:SPKR	Battery Voltage Detect 2:
		SPKR
46	1	Battery Voltage Detect 1:
	BVD1:STSCHG	STSCHG
47	D8	Data 8
48	D9	Data 9
49	D10	Data 10
50	GND	Ground

Contributor: <u>Joakim Ögren</u>

Source: SanDisk's CompactFlash ABC at SanDisk's homepage

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.sandisk.com/sd/support/teched/cfpc_5.htm Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.sandisk.com

Open this address in your WWW browser.

C-bus II Connector



C-bus II

Developed by Corolla

C-bus İl is the successor to C-bus & Extended C-bus.

(At the backplane)

(At the device (card))

UNKNOWN CONNECTOR at the backplane.

UNKNOWN CONNECTOR at the device (card).

PA=Component side

PB=Solder side

Pin Name

PA1 GND

PA2 AUX18

PA3 AUX16

PA4 GND

PA5 AUX14

PA6 AUX12

PA7 GND

PA8 AUX10

PA9 AUX8

PA10 GND

PA11 AUX6

PA12 AUX4

PA13 GND

PA14 AUX2

PA15 AUX0

PA16 GND

PA17 RESERV

ED8

PA18 RESERV

ED6

PA19 RESERV

ED4

PA20 RESERV

ED2

PA21 RESERV

ED0

PA22 GND

PA23 GND

PA24 AGND

PA25 CID1

PA26 CBCLK

PA27 GND

PA28 CRST#

PA29 LED#

PA30 GND

PA31 CARB2

PA32 CARB0

PA33 GND

PA34 TM2#

PA35 TM0#

PA36 GND

PA37 STRT#

PA38 CD31

PA39 GND

PA40 CD30

PA41 CD29

PA42 GND

PA43 CD28

PA44 CD27

PA45 GND

PA46 CD26

PA47 CD25

PA48 GND

PA49 CD24

PA50 CD23

PA51 GND

PA52 CD22

PA53 CD21

PA54 GND

PA55 CD20

PA56 CD19

PA57 GND

PA58 CD18

PA59 CD17

PA60 GND

PA61 CD16

PA62 E3

PA63 GND

PA64 E2

PA65 CD15

PA66 GND

PA67 CD14

PA68 CD13

PA69 GND

PA70 CD12

PA71 CD11

PA72 GND

PA73 CD10

PA74 CD9

PA75 GND

PA76 CD8

PA77 CD7

PA78 GND

PA79 CD6

PA80 CD5

PA81 GND

PA82 CD4

PA83 CD3

PA84 GND

PA85 CD2

PA86 CD1

PA87 GND

PA88 CD0

PA89 E1

PA90 GND

PA91 E0

PB1 +5V

```
PB2 AUX19
```

PB3 AUX17

PB4 +5V

PB5 AUX15

PB6 AUX13

PB7 +5V

PB8 AUX11

PB9 AUX9

PB10 +5V

PB11 AUX7

PB12 AUX5

PB13 +5V

PB14 AUX3

PB15 AUX1

PB16 +5V

PB17 RESERV

ED9

PB18 RESERV

ED7

PB19 RESERV

ED5

PB20 RESERV

ED3

PB21 RESERV

ED1

PB22 VTERM

PB23 +5V

PB24 CID3

PB25 CID2

PB26 CID0

PB27 +5V

PB28 FAULT#

PB29 LOCKCB#

PB30 +5V

PB31 CARB3

PB32 CARB1

PB33 +5V

- PB34 TM3#
- PB35 TM1#
- PB36 +5V
- PB37 ACK#
- PB38 CD63
- PB39 +5V
- PB40 CD62
- PB41 CD61
- PB42 +5V
- PB43 CD60
- PB44 CD59
- PB45 +5V
- PB46 CD58
- PB47 CD57
- PB48 +5V
- PB49 CD56
- PB50 CD55
- PB51 +3.3V
- PB52 CD54
- PB53 CD53
- PB54 +3.3V
- PB55 CD52
- PB56 CD51
- PB57 +3.3V
- PB58 CD50
- PB59 CD49
- PB60 +3.3V
- PB61 CD48
- PB62 E7
- PB63 +3.3V
- PB64 E6
- PB65 CD47
- PB66 +3.3V
- PB67 CD46
- PB68 CD45
- PB69 +3.3V
- PB70 CD44

PB71 CD43 PB72 +3.3V PB73 CD42 PB74 CD41 PB75 +3.3V PB76 CD40 PB77 CD39 PB78 +3.3V PB79 CD38 PB80 CD37 PB81 +3.3V PB82 CD36 PB83 CD35 PB84 +3.3V PB85 CD34 PB86 CD33 PB87 +3.3V PB88 CD32 PB89 E5 PB90 +3.3V PB91 E4

Contributor: Joakim Ögren

Sources: C-bus II Technology architecture at Collary's homepage

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.corollary.com/cbusii.html
Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.collary.com

Open this address in your WWW browser.

SSFDC Connector



SSFDC

SSFDC=Solid State Floppy Disk Card.

(At the motherboard)

(At the device)

UNKNOWN CONNECTOR at the motherboard.

UNKNOWN CONNECTOR at the device.

I don't have any technical information about SSFDC at the moment. If you have any information of value please send it to me.

Contributor: Joakim Ögren

Source: ?

Info: Solid State Floppy Disk Card Forum

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page:

http://www.ssfdc.com

Open this address in your WWW browser.

PC/104 Connector



PC/104

(At the backplane)

(At the device (card))
UNKNOWN CONNECTOR at the backplane.
UNKNOWN CONNECTOR at the device (card).

CINKINOV	IN COMMEC	or or at the t	ievice (cair	J).
Pin	J1/P1	J1/P1	J2/P2	J2/P2
Numbe	Row A	Row B	Row	Row D1
r			C1	
0			0V	0V
1	IOCHC HK*	0V	SBHE*	MEMCS 16*
2	SD7	RESETD RV	LA23	IOCS16*
3	SD6	+5V	LA22	IRQ10
4	SD5	IRQ9	LA21	IRQ11
5	SD4	-5V	LA20	IRQ12
6	SD3	DRQ2	LA19	IRQ15
7	SD2	-12V	LA18	IRQ14
8	SD1	ENDXFR *	LA17	DACK0*
9	SD0	+12V	MEMR *	DRQ0
10	IOCHR DY	(KEY)2	MEMW *	DACK5*
11	AEN	SMEMW *	SD8	DRQ5
12 13 14 15 16 17	SA19 SA18 SA17 SA16 SA15 SA14	SMEMR* IOW* IOR* DACK3* DRQ3 DACK1*	SD9 SD10 SD11 SD12 SD13 SD14	DACK6* DRQ6 DACK7* DRQ7 +5V MASTE R*
				1 🔨

18	SA13	DRQ1	SD15	0V
19	SA12	REFRES		(KEY)2
		H*		ÒV
20	SA11	SYSCLK		
21	SA10	IRQ7		
22	SA9	IRQ6		
23	SA8	IRQ5		
24	SA7	IRQ4		
25	SA6	IRQ3		
26	SA5	DACK2*		
27	SA4	TC		
28	SA3	BALE		
29	SA2	+5V		
30	SA1	OSC		
31	SA0	0V		
32	0V	0V		

Contributor: <u>Joakim Ögren</u>
Sources: <u>PC/104 v2.3 spec</u>
Sources: <u>PC/104 pinout</u>
Info: <u>PC/104 Consortium</u>

Please send any comments to <u>Joakim Ögren</u>.

This is the URL for the WWW page: http://www.pc104.org/pc104/consp5.html
Open this address in your WWW browser.

This is the URL for the WWW page: http://www.pc104.org/pc104/pinouts.html
Open this address in your WWW browser.

This is the URL for the WWW page: http://www.pc104.org/pc104/consp1.html
Open this address in your WWW browser.

Unibus Connector



Unibus

Availble on the old Digital PDP-11.

```
+----+ +-----+
|AA2 AB2 AC2 // AU2 AV2| |BA2 BB2 BC2 // BU2 BV2|
+----+ +-----+
(At the computer)
```

2 x 36 EDGE FEMALE at the backplane.

2 x 36 EDGE MALE at the cards/modules.

```
SIGNAL
PIN
AA1
     /INIT
AA2
     POWER(+
     5v)
AB1
     /INTR
AB2
     GROUND
AC1
     /D00
AC2
     GROUND
AD1
     /D02
AD2
     /D01
AE1
     /D04
```

/D03

/D06

/D05 /D08

/D07

/D10

/D09

/D12

/D11

/D14

/D13

/D15

GROUND

/PA

AE2

AF1

AF2

AH1 AH2

AJ1

AJ2

AK1

AK2

AL1

AL2

AM1

AM2

AN1

- AN2 /PB
- AP1 GROUND
- AP2 /BBSY
- AR1 GROUND
- AR2 /SACK
- AS1 GROUND
- AS2 /NPR
- AT1 GROUND
- AT2 /BR7
- AU1 NPG
- AU2 /BR6
- AV1 BG7
- AV2 GROUND
- BA1 BG6
- BA2 POWER(+
 - 5v)
- BB1 BG5
- BB2 GROUND
- BC1 /BR5
- BC2 GROUND
- BD1 GROUND
- BD2 /BR4
- BE1 GROUND
- BE2 BG4
- BF1 /ACLO
- BF2 /DCLO
- BH1 /A01
- BH2 /A00
- BJ1 /A03
- BJ2 /A02
- BK1 /A05
- BK2 /A04
- BL1 /A07
- BL2 /A06
- BM1 /A09
- BM2 /A08

/A11 BN1 BN2 /A10 BP1 /A13 BP2 /A12 BR1 /A15 BR2 /A14 BS1 /A17 BS2 /A16 BT1 **GROUND** BT2 /C1 BU1 /SSYN BU2 /CO BV1 /MSYN

Contributor: Rob Gill

BV2

Source: Digital PDP-11 peripherals handbook

Please send any comments to <u>Joakim Ögren</u>.

GROUND

This the e-mail address:

gillz@mpx.com.au


Choose this address in your e-mail reader.

RS232 Connector



RS232

16 S.R ?



Pin Na ITU- Di Description

	me	Т	r
1	GN	101	Shield Ground
	D		
2	TXD	103	Transmit Data
3	RXD	104	Receive Data
4	RTS	105	Request to Send
5	CTS	106	[№] Clear to Send
6	DSR	107	[№] Data Set Ready
7	GN	102	System Ground
	D		•
8	CD	109	Reference to the Carrier Detect
9	-		- RESERVED
10	-		- RESERVED
11	STF	126	Select Transmit Channel
12	S.C	?	Secondary Carrier Detect
	D		•
13	S.C	?	Secondary Clear to Send
	TS		•
14	S.T	?	Secondary Transmit Data
	XD		•
15	TCK	114	Transmission Signal Element
			Timing

Secondary Receive Data

XD Receiver Signal Element **RCK 115** 17 Timing Local Loop Control 18 LL 141 Secondary Request to Send S.R 19 ? TS Data Terminal Ready 20 **DTR 108** Remote Loop Control 21 RL 140 Ring Indicator RI 125 22 Pata Signal Rate Selector DSR 111 23 Transmit Signal Element **XCK 113** 24 **Timing** Test Indicator 25 ΤI 142

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren, Petr Krc

Source: ?

Please send any comments to Joakim Ögren.

This the e-mail address:
magneton@mail.firstnet.cz
Choose this address in your e-mail reader.

Serial (PC 9) Connector



Serial (PC 9)

(At the Computer)
9 PIN D-SUB MALE at the Computer.

Pin Na **Di Description** me r Carrier Detect CD 1 2 Receive Data **RXD** Transmit Data 3 **TXD** NEW Data Terminal DTR 4 Ready **GN** 5 System Ground D [№] Data Set Ready **DSR** 6 Request to Send **RTS** 7 Clear to Send 8 **CTS** Ring Indicator RI 9

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren

Source: ?

Serial (PC 25) Connector



Serial (PC 25)

```
1 13
```

(At the computer)

25 PIN D-SUB MALE at the computer.

Pin Nam Di Description

e r
1 SHIE - Shield Ground
LD

2 TXD Transmit Data
3 RXD Receive Data

3 RXD N Receive Data4 RTS Request to Send

5 CTS ^{NEW} Clear to Send

6 DSR 🔭 Data Set Ready

7 GND - System Ground

8 CD Note Carrier Detect

9 n/c -

10 n/c -

11 n/c -

12 n/c -

13 n/c -

14 n/c -

15 n/c -

16 n/c -17 n/c -

18 n/c -

19 n/c -

20 DTR Mar Data Terminal

Ready

21 n/c -

22 RI Ring Indicator

23 n/c -

24 n/c -

25 n/c -

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Serial (Amiga 1000) Connector



Serial (Amiga 1000)

```
00000000000000
  000000000000
                  (At the Amiga 1000)
25 PIN D-SUB MALE at the Amiga 1000.
          Di Description
Pin Nam
    е
          Shield Ground
1
    SHIE
    LD
          Transmit Data
2
    TXD
          Receive Data
3
    RXD
          Request to Send
    RTS
4
          Clear to Send
5
    CTS
          New Data Set Ready
    DSR
6
          System Ground
    GND
7
          Carrier Detect
8
    CD
9
    n/c
10
    n/c
11
    n/c
12
    n/c
13
    n/c
          -5 Volts DC (50mA max)
14
    -5V
15
             Amiga Audio Out (Left)
    AUD
    0
             Amiga Audio In (Right)
16
    AUDI
             EB=Buffered Port Clock 716
17
    EB
             kHz
18
    /INT2 ?
             Interrupt 2
19
    n/c
20
    DTR
             Data Terminal Ready
          +5 Volts DC
21
    +5V
22
    n/c
          +12 Volts DC (20 mA max)
23
    +12V
24
    /C2
             C2=Clock 3.58MHz
```

25 / Reset RES ET

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: Do not connect SHIELD(1) to GND(7).


Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore


Serial (Amiga) Connector



Serial (Amiga)



(At the computer)



(At the cable)

25 PIN D-SUB MALE at the computer. 25 PIN D-SUB FEMALE at the cable.

Pin Nam Di Description

- e r
- 1 SHIE ** Shield Ground
 - LD
- 2 TXD No Transmit Data
- 3 RXD [№] Receive Data
- 4 RTS Request to Send
- 5 CTS [№] Clear to Send
- 6 DSR [№] Data Set Ready
- 7 GND System Ground 7 GND №
- 8 CD *** Carrier Detect
- 9 +12V +12 Volts DC (20 mA max)
- 10 -12V NEW -12 Volts DC (20 mA max)
- 11 AUD *** Amiga Audio Out (Left)
 - 0
- 12 n/c Speed Indicate
- 13 n/c -
- 14 n/c
- 15 n/c
- 16 n/c -
- 17 n/c
- 18 AUDI [№] Amiga Audio In (Right)

19 n/c -

20 DTR [№] Data Terminal Ready

21 n/c -

22 RI Ring Indicator

23 n/c -24 n/c -25 n/c -

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Serial (MSX) Connector



Serial (MSX)

(At the Computer)
9 PIN D-SUB FEMALE at the Computer.

Pin Na **Di Description** me r PG 1 Protective Ground **Transmit Data** 2 **TXD** Receive Data 3 **RXD** Request to Send 4 **RTS** Clear to Send 5 **CTS** DSR Data Set Ready 6 GN Signal Ground 7 D 8 DC **Carrier Detect** D Mata Terminal DTR 9 Ready

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map

This is the URL for the WWW page: http://www.freeflight.com/fms/MSX/Portar.txt Open this address in your WWW browser.

Serial (Printer) Connector



Serial (Printer)

```
0000000000000
000000000000
```

(At the printer)

25 PIN D-SUB MALE at the printer.

Pin Name Di Description

Shield Ground 1 SHIEL D Transmit Data 2 TXD 3 **Receive Data RXD** n/c 4 Not connected 5 n/c Not connected New Data Set Ready 6 **DSR** System Ground 7 **GND** Data Carrier Detect 8 DCD 9 n/c Not connected 10 n/c Not connected ? 11 Reverse Channel 12 n/c Not connected 13 n/c Not connected 14 n/c Not connected 15 n/c Not connected 16 n/c Not connected 17 TTY-**TTY Receive Data TXD** 18 n/c Not connected 19 n/c Not connected Data Terminal Ready DTR 20 21 n/c Not connected 22 n/c Not connected 23 ? **TTY Receive Data** Return TTY Transmit Data 24

Return 25 TTY- TTY Receive Data RXD

Contributor: <u>Joakim Ögren</u>, <u>Petr Krc</u>


Source: ?

DEC Dual RS-232 Connector



DEC Dual RS-232

Found on the DEC Multia and DEC UDB. It contains two Serial ports on one connector. The 1st Port is located on the normal pins, and the 2nd port is located on some "spare" pins.



25 PIN D-SUB MALE at the computer.

Pin	Port		Dir	Description
1 2 3 4 5 6 7	1 1 1 1 1 1+2	me n/c TXD RXD RTS CTS DSR GN D	NEW NEW NEW NEW NEW NEW NEW NEW NEW NEW	Not connected Transmit Data Receive Data Ready To Send Clear To Send Data Set Ready Ground
8	1	DCD	NEW	Data Carrier Detect
9 10 11	2	n/c n/c DTR	NEW	Not connected Not connected Data Terminal Ready
12	2	DCD	NEW.	Data Carrier Detect
13 14 15	2 2	CTS TXD n/c	NEW.	Clear To Send Transmit Data Not connected
16 17 18	2	RXD n/c n/c	NEW	Receive Data Not connected Not connected
19 20	2	RTS DTR	NEW.	Ready To Send Data Terminal

Ready 21 Not connected n/c 22 1 RIRing Indicator 23 Data Set Ready 2 **DSR** 24 n/c Not connected **Ring Indicator** 25 2 RI

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

This is the URL for the WWW page: http://csgrad.cs.vt.edu/~tjohnson/pinouts
Open this address in your WWW browser.

This the e-mail address: tjohnson@csgrad.cs.vt.edu Choose this address in your e-mail reader.

Macintosh RS-422 Connector



Macintosh RS-422

It's possible to connect RS-232 peipheral to the RS-422 port availble on Macintosh computers. Use RXD- as RXD, TXD- as TXD, Ground RXD+, Leave TXD+ unconnected, GPi as CD.



(At the computer)

8 PIN MINI-DIN FEMALE at the computer.

Pin Name Di Description

	Hailic	Di Description
		r
1	HSKo	Output Handshake
2	HSKi/	New Input Handshake or External
	CLK	Clock
3	TXD-	Transmit Data (-)
4	GND	Ground
5	RXD-	Receive Data (-)
6	TXD+	Transmit Data (+)
7	GPi	General Purpose Input
8	RXD+	Receive Data (+)

Note: Direction is DTE (Computer) relative DCE (Modem).

Note: GPi is connected to SCC Data Carrier Detect (or to Receive/Transmit Clock if the VIA1 SYNC signal is high). Not connected on the Macintosh Plus, Classic, Classic II, LC, LC II or IIsi.

Contributor: <u>Joakim Ögren</u>, <u>Pierre Olivier</u>, <u>Ben Harris</u>

Sources: <u>comp.sys.mac.comm FAQ Part 1</u>

Sources: Apple Tech Info Library, Article ID: TECHINFO-0001699

This the e-mail address:

olipie@aei.ca

Choose this address in your e-mail reader.

This the e-mail address:

bjh@mail.dotcom.fr

Choose this address in your e-mail reader.


This is the URL for the WWW page:

http://www.cis.ohio-state.edu/hypertext/faq/usenet/macintosh/comm-faq/part1/faq.html Open this address in your WWW browser.

RS422 Connector



RS422



19 1 37 20 (At the DCE)

37 PIN D-SUB MALE at the DTE (Computer). 37 PIN D-SUB FEMALE at the DCE (Modem).

Pin Na Di Description

me r

1 GN [№] Shield Ground

D

- 2 SRI [№] Signal Rate Indicator
- 3 n/c Spare
- 4 SD 🖰 Send Data
- 5 ST Send Timing
- 6 RD Receive Data
- 7 RTS Request To Send
- 8 RR Receiver Ready
- 9 CTS Clear To Send
- 10 LL Local Loopback
- 11 DM New Data Modem
- 12 TR Terminal Ready
- 13 RR Receiver Ready
- 14 RL Remote Loopback
- 15 IC Milling Incoming Call
- 16 SF/ [№] Select Frequency/Select

SR Rate

- 17 TT Terminal Timing
- 18 TM ** Test Mode
- 19 GN Fround

D

RC Receive Twister-Pair 20 Common Spare Twister-Pair Return 21 GN D Send Data TPR /SD 22 23 Send Timing TPR GN D Receive Timing TPR GN 24 D 25 /RS Request To Send TPR Receive Timing TPR 26 /RT 27 /CS Clear To Send TPR Terminal In Service 28 IS Data Mode TPR 29 /DM Terminal Ready TPR 30 /TR Receiver TPR 31 /RR Select Standby 32 SS Signal Quality 33 SQ New Signal 34 NS Terminal Timing TPR 35 /TT Standby Indicator 36 SB Send Twister Pair 37 SC Common

Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren, Petr Krc

Source: ?

Macintosh Serial Connector



Macintosh Serial

Availble on Macintosh Mac 512KE and earlier.

(At the Computer)

(At the Equipment)
9 PIN D-SUB FEMALE at the computer.
9 PIN D-SUB MALE at the mouse cable.

Pin	Name	Di Description
		r
1	GND	[™] Ground
2	+5V	+5 VDC. Don't use this one, it may be converted into
		output handshake in later equipment.
3	GND	Ground
4	Tx+	Transmit Data, positive going component
5	Tx-	Transmit Data, negative going component
6	+12V	NEW +12 VDC
7	DSR/	Handshake input. Signal name depends on mode: Used
	HSK	for Flow Control or Clock In.
8	Rx+	Receive Data, positive going component
9	Rx-	Receive Data, negative going component

Note: Direction is Computer relative Equipment.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

C64 RS232 User Port Connector



C64 RS232 User Port

Availble on the Commodore C64/C128. Software emulated. The signals does not have true RS232 levels. It's TTL level, and RXD/TXD is inverted. It's just the normal User Port, used as a RS232 port.

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin	Name	RS23 2	Description
Α	GND	GND	Protective Ground
B+	FLAG2+P	RxD	Receive Data (Must be applied to both
С	B0		pins!)
D	PB1	RTS	Ready To Send
Ε	PB2	DTR	Data Terminal Ready
F	PB3	RI	Ring Indicator
Η	PB4	DCD	Data Carrier Detect
K	PB6	CTS	Clear To Send
L	PB7	DSR	Data Set Ready
M	PA2	TxD	Transmit Data
Ν	GND	GND	Signal Ground

Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u>, <u>Mark Sokos</u>

Source: Usenet posting in comp.sys.cbm, <u>Help on modem -> c64</u> by <u>Lasher Glenn</u>

Sources: Commodore 64 Programmer's Reference Guide

This the e-mail address:

0vosselman01@flnet.nl

Choose this address in your e-mail reader.

This is the URL for the WWW page:
http://www.vuse.vanderbilt.edu/~thompsbb/cbm_conn.txt
Open this address in your WWW browser.

This the e-mail address: gl8574@lima.albany.edu Choose this address in your e-mail reader.

DEC DLV11-J Serial Connector



DEC DLV11-J Serial

Availble on the DEC DLV11-J Serial card

(at the serial card)

10 PIN IDC MALE at the Serial card.

```
Di Description
Pin Na
    me
          r
    CLK ?
1
             Clock
          <sup>№₩</sup> Ground
2
    GN
    D
          Transmit data +
3
    TXD
          Transmit data - (0V for RS-232, Reader enable for
4
    TXD
             20mA)
          🚾 Ground
    GN
5
    D
             Not connected (no pin)
    n/c
6
             Receive data -
7
    RXD
          Receive data +
8
    RXD
    +
          Round Ground
    GN
    D
          ** +12 VDC
    +12
10
    V
```

Note: Direction is Serial card relative other Devices.

Contributor: Ben Harris

Source: DEC DLV11-J Printset, M8043-0-1, sheet 7

Cisco Console Port Connector




Cisco Console Port

Used to configure a Cisco router.



(At the Cisco hub)



(At the cables)

RJ45 FEMALE CONNECTOR at the Cisco routers.

RJ45 MALE CONNECTOR at the cables.

Pin	Na	Description	Dir
	me		
1	RTS	Request To Send	NEW
2	DTR	Data Terminal	NEW
		Ready	
3	TXD	Trancieve Data	NEW
4	n/c	Not connected	
5	n/c	Not connected	
6	RXD	Receive Data	NEW
7	DSR	Data Set Ready	NEW
8		Clear To Send	NEW

Contributor: <u>Joakim Ögren</u>, <u>Damien Miller</u>

Source: ?

This the e-mail address:
dmiller@vitnet.com.sg
Choose this address in your e-mail reader.

RocketPort Serialport Connector




RocketPort Serialport

Availble at RocketPort serialport expansion cards.



(At the RocketPort card)



(At the cables)

RJ45 FEMALE CONNECTOR at the RocketPort card. RJ45 MALE CONNECTOR at the cables.

Pin	Na	Description	Di
	me		r
1	RTS	Request To Send	NEW
2		Data Terminal	NEW
		Ready	
3	GN	Ground	NEW
	D		
3	TXD	Trancieve Data	NEW
6	RXD	Receive Data	NEW
6	DC	Data Carrier	NEW
	D	Detect	
7	DSR	Data Set Ready	NEW
8		Clear To Send	NEW

Contributor: Joakim Ögren, Karl Asha

Source: ?

This the e-mail address:

karl@blackdown.com

Choose this address in your e-mail reader.

CoCo Serial Printer Connector



CoCo Serial Printer

Availble on the Tandy Color Computer, also known as CoCo.



(At the computer)

4 PIN DIN 270° FEMALE at the computer.

Pin Na Description

me

l NC

2 / Enabled when the printer is

BUS busy

Υ

3 GN

D

4 DAT RS-232 level data

Α

Contributer: Rob Gill

Source: Tandy TRP 100 printer manual

Conrad Electronics MM3610D Connector



Conrad Electronics MM3610D

This connector is availble on the Conrad Electronics Multimeter 3610D and is used to connect it to a computer.

(At the multimeter).

5 PIN UNKNOWN CONNECTOR at the multimeter

Conra	Na	Description	Di
d	me		r
1	RTS	Request To Send	NEW
2	RXD	Receive Data	NEW
3	TXD	Transmit Data	NEW
4	DTR	Data Terminal	NEW
		Ready	
5	GN	Ground	NEW
	D		

Note: Since the multimeter is a <u>DCE</u> the pin naming can seem strange.

Contributors: Joakim Ögren, Anselm Belz

Source: ?

This the e-mail address:

a.belz@samson.mbis.de

Choose this address in your e-mail reader.

Parallel (PC) Connector



20

GND

Parallel (PC)

(At the PC) 25 PIN D-SUB FEMALE at the PC. Di Descriptio Pin Name n r NEW Strobe 1 **STRO** BE 2 D0 Data Bit 0 3 D1 Data Bit 1 4 D2 Data Bit 2 5 D3 Data Bit 3 🎮 Data Bit 4 6 D4 꾠 Data Bit 5 7 D5 8 D6 Data Bit 6 NEW Data Bit 7 9 D7 Acknowled 10 /ACK ge 11 **BUSY** Busy Paper End 12 PE NEW Select 13 **SEL** [№] Autofeed 14 / **AUTO** FD **Error** 15 **ERRO** R Mew Initialize 16 /INIT Select In 17 /SELIN 18 **GND** Signal Ground 🛰 Signal 19 **GND** Ground 🛰 Signal

		Ground
21	GND	🚟 Signal
		Ground
22	GND	^{№₩} Signal
		Ground
23	GND	🛰 Signal
		Ground
24	GND	🚟 Signal
		Ground
25	GND	🚟 Signal
		Ground

Note: Direction is Computer relative Device.

Contributor: <u>Joakim Ögren</u>, <u>Petr Krc</u>

Source: ?

Parallel (Amiga) Connector



Parallel (Amiga)

(At the Amiga) 25 PIN D-SUB FEMALE at the Amiga.

		MALL at the Amiga.
Pin	Name	Di Description
		r
1	/STROBE	[№] Strobe
2	D0	™ Data Bit 0
3	D1	[№] Data Bit 1
4	D2	[№] Data Bit 2
5	D3	™ Data Bit 3
6	D4	™ Data Bit 4
7	D5	[№] Data Bit 5
8	D6	[№] Data Bit 6
9	D7	[№] Data Bit 7
10	/ACK	Acknowledge
11	BUSY	[№] Busy
12	POUT	Paper Out
13	SEL	Select (Shared with RS232 RING-
		indicator)
14	+5V	+5 Volts DC (10 mA max)
	PULLUP	· ·
15	n/c	- Not connected.
16	/RESET	Reset
17	GND	Signal Ground
18	GND	Signal Ground
19	GND	[™] Signal Ground
20	GND	Signal Ground
21	GND	Signal Ground
22	GND	Signal Ground
23	GND	Signal Ground
24	GND	Signal Ground
25	GND	Signal Ground
	5	Norman (and a Charles Davids and

Note: Direction is Computer relative Peripheral.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Parallel (Amiga 1000) Connector



Parallel (Amiga 1000)

(At the Amiga 1000) 25 PIN D-SUB MALE at the Amiga 1000.

```
Di Description
Pin Name
           r
            NEW Strobe
1
    STRO
    BE
2
    D0
               Data Bit 0
3
    D1
               Data Bit 1
    D2
4
               Data Bit 2
5
    D3
               Data Bit 3
            꾠 Data Bit 4
6
    D4
            New Data Bit 5
7
    D5
8
    D6
               Data Bit 6
9
    D7
               Data Bit 7
            Acknowledge
    /ACK
10
            New Busy
11
    BUSY
12
    POUT
               Paper Out
            Select (Shared with RS232 RING-
13
    SEL
               indicator)
14
    GND
               Signal Ground
    GND
               Signal Ground
15
             Signal Ground
    GND
16
            Signal Ground
17
    GND
            Signal Ground
18
    GND
               Signal Ground
19
    GND
            Signal Ground
20
    GND
            Signal Ground
21
    GND
22
    GND
               Signal Ground
            ** +5 Volts DC (10 mA max)
23
    +5V
24
    n/c
               Not connected.
            Reset
25
    RESE
```

Т

Note: Direction is Computer relative Peripheral.

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore

ECP Parallel Connector



ECP Parallel

ECP = Extended Capabilities Port (At the PC) 25 PIN D-SUB FEMALE at the PC.

Pin	Name	Di r	Description
1	nStrob e	-	Strobe
2	data0	NEW	Address, Data or RLE Data Bit 0
3	data1	NEW	Address, Data or RLE Data Bit 1
4	data2	NEW	Address, Data or RLE Data Bit 2
5	data3	NEW	Address, Data or RLE Data Bit 3
6	data4	NEW	Address, Data or RLE Data Bit 4
7	data5	NEW	Address, Data or RLE Data Bit 5
8	data6	NEW	Address, Data or RLE Data Bit 6
9	data7	NEW	Address, Data or RLE Data Bit 7
10	/nAck	NEW	Acknowledge
11	Busy	NEW	Busy
12	PError	NEW	Paper End
13	Select	NEW	Select
14	1	NEW	Autofeed
	nAuto Fd		
15	/nFault	NEW	Error
16	/nInit	NEW	Initialize
17	/	NEW	Select In

nSelec tln 18 **GND** Signal Ground 19 **GND** Signal Ground 20 **GND** Signal Ground Signal Ground 21 **GND** 22 **GND** Signal Ground 23 **GND** Signal Ground Signal Ground 24 **GND** Signal Ground 25 **GND**

Note: Direction is Computer relative Device.

Contributor: <u>Joakim Ögren</u>, <u>Marco Furter</u>

Source: Microsoft MSDN Library: Extended Capabilities Port Specs

Info: Microsoft MSDN Library

This the e-mail address:

maf@pop.agri.ch

Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.microsoft.com/msdn
Open this address in your WWW browser.

ECP Parallel (Tech) Connector



ECP Parallel (Technical)

This file is designed to give a basic overview of the port found in most newer PC computers called ECP Parallel port.

This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own ECP compatible devices.

Signal Descriptions:

nStrobe

This signal is registers data or address into the slave on the assering edge during.

data 0-7

Contains address, data or RLE data. Can be used in both directions.

nAck

Valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.

Busy

This signal deasserts to indicate that the peiheral can accept data. In forward direction this handshakes with nStrobe. In the reverse direction this signal indicates that the data is RLE compressed by being low.

PError

Used to acknowledge a change in the direction of transfer. High=Forward.

Select

Printer is online.

nAutoFd

Requests a byte of data from the peripheral when asserted, handshaking with nAck in the reverse direction. In the forward direction this signal indicates whether the data lines contain ECP address or data.

nFault

Generates an error interrupt when asserted.

nInit

Sets the transfer direction. High=Reverse, Low=Forward.

nSelectIn

Low in ECP mode.

Contributor: Joakim Ögren


Source: Microsoft MSDN Library: Extended Capabilities Port Specs

Info: Microsoft MSDN Library

Centronics Connector



Centronics



36 (At the Printer) 36 PIN CENTRONICS FEMALE at the Printer.

36 P	36 PIN CENTRONICS FEMALE at the Printer.				
Pin	Name	Di Description			
		r			
1	/STROBE	Strobe Strobe			
2	D0	[№] Data Bit 0			
3	D1	🏁 Data Bit 1			
4	D2	™ Data Bit 2			
5	D3	™ Data Bit 3			
6	D4	™ Data Bit 4			
7	D5	Data Bit 5			
8	D6	™ Data Bit 6			
9	D7	™ Data Bit 7			
10	/ACK	Acknowledge			
11	BUSY	Busy			
	POUT	Paper Out			
13	SEL	Select			
14	/	*** Autofeed			
	AUTOFEED				
15	n/c	- Not used			
16	0 V	Logic Ground			
17	CHASSIS	Shield Ground			
	GND				
18	+5 V	+5 V DC (50 mA max)			
	PULLUP	(
19	GND	Signal Ground (Strobe Ground)			
20	GND	Signal Ground (Data 0 Ground)			
21	GND	Signal Ground (Data 1 Ground)			
22	GND	Signal Ground (Data 2 Ground)			
23	GND	Signal Ground (Data 3 Ground)			
	J. 1D	Signal Sistalia (Bata o Sistalia)			

24	GND	Signal Ground (Data 4 Ground)
25	GND	Signal Ground (Data 5 Ground)
26	GND	Signal Ground (Data 6 Ground)
27	GND	Signal Ground (Data 7 Ground)
28	GND	Signal Ground (Acknowledge Ground)
29	GND	Signal Ground (Busy Ground)
30	1	Reset Ground
	GNDRESET	
31	/RESET	Reset
32	/FAULT	[™] Fault (Low when offline)
33	0 V	Signal Ground
34	n/c	- Not used
35	+5 V	^{NEW} +5 V DC
36	/SLCT IN	Select In (Taking low or high sets printer on line or off line respectively)

Note: Direction is Printer relative Computer.

Contributor: <u>Joakim Ögren</u>, <u>Peter Korsgaard</u>, <u>Petr Krc</u>

Source: ?

This the e-mail address: jacmet@post5.tele.dk

Choose this address in your e-mail reader.

MSX Parallel Connector



MSX Parallel

(At the Computer)

14 PIN CENTRONICS FEMALE at the Computer.

```
Pin Na
         Di Descriptio
    me
             n
         r
          NE₩ Strobe
1
    STB
          NEW Data 0
    PDB
2
    0
          NEW Data 1
3
    PDB
    PDB New Data 2
4
    2
          NEW Data 3
    PDB
5
    3
          New Data 4
    PDB
6
          New Data 5
    PDB
7
    5
          New Data 6
8
    PDB
    6
    PDB
          NEW Data 7
9
10
    n/c
    BUS Printer is
11
    Υ
             busy
    n/c
12
13
    n/c
14
    GN
             Signal
    D
             Ground
```

Note: Direction is Computer relative Printer.

Contributor: Joakim Ögren


Source: Mayer's SV738 X'press I/O map

Parallel (Olivetti M10) Connector



Parallel (Olivetti M10)

Availble on an old portable computer called Olivetti M10.



(At the Computer)

26 PIN IDC MALE at the Computer.

Pin	Name	Di	Descriptio
		r	n
1	1	NEW	Strobe
	STROBE		
2	D0	NEW	Data Bit 0
3	D1	NEW	Data Bit 1
4	D2	NEW	Data Bit 2
5	D3	NEW	Data Bit 3
6	D4	NEW	Data Bit 4
7	D5	NEW	Data Bit 5
8	D6	NEW	Data Bit 6
9	D7	NEW	Data Bit 7
10	/ACK	NEW	Acknowled
			ae
11	BUSY	NEW	Busy
12	PE	NEW	Paper End
13	SELIN	NEW	Select In
14	GND	NEW	Signal
			Ground
15	GND	NEW	Signal
			Ground
16	GND	NEW	Signal
			Ground
17	GND	NEW	Signal
			Ground
18	GND	NEW	Signal
			Ground
19	GND	NEW	Signal

		Ground
20	GND	🛰 Signal
		Ground
21	GND	🛰 Signal
		Ground
22	GND	[™] Signal
		Ground
23	GND	[№] Signal
		Ground
24	GND	🛰 Signal
		Ground
25	RESETG	Reset
	ND	Ground
26	/RESET	Reset
		_

Note: Direction is Computer relative Device.

Contributor: <u>Joakim Ögren</u>, <u>Filippo Fiani</u>

Source: ?

This the e-mail address:
nathannever@rocketmail.com
Choose this address in your e-mail reader.

Amstrad CPC6128 Printer Port Connector



Amstrad CPC6128 Printer Port

(At the computer)

34 PIN FEMALE EDGE at the computer.

Pin	Name	Descriptio
		n
1	1	Strobe
	STRO	
	BE	
2	D0	Data 0
2	D1	Data 1
4	D2	Data 2
5	D3	Data 3
6	D4	Data 4
7	D5	Data 5
8	D6	Data 6
9	GND	Ground
10	n/c	Not
		connected
11	BUSY	Busy
12	n/c	Not
		connected
13	n/c	Not
		connected
14	GND	Ground
15	n/c	Not
		connected
16	n/c	Not
		connected
17	n/c	Not
		connected
16	GND	Ground
17	n/c	Not
		connected
19	GND	Ground

20	GND	Ground
21	GND	Ground
22	GND	Ground
23	GND	Ground
24	GND	Ground
25	GND	Ground
26	GND	Ground
27	n/c	Not
		connected
28	GND	Ground
29	n/c	Not
		connected
30	n/c	Not
		connected
31	n/c	Not
		connected
32	n/c	Not
		connected
33	GND	Ground
34	n/c	Not
		connected
35	n/c	Not
		connected

Note: Pin 18 doesn't exist

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

This the e-mail address:
aggy@ooh.diron.co.uk
Choose this address in your e-mail reader.

Universal Serial Bus (USB) Connector



Universal Serial Bus (USB)

Developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.

```
(At the controller)
```

```
(At the peripherals)
4 PIN ??? MALE at the controller.
4 PIN ??? FEMALE at the peripherals.
```

```
Pin Na Descripti
me on

1 VCC +5 VDC

2 D- Data -

3 D+ Data +

4 GN Ground
```

Contributor: Joakim Ögren

D

Sources: USB FAQ at USB Implementers Forum

Sources: USB Specification v1.0 at <u>USB Implementers Forum</u>

This is the URL for the WWW page: http://www.teleport.com/~usb/usbfaq.htm Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.usb.org

Open this address in your WWW browser.

Universal Serial Bus (USB) (Tech) Connector



Universal Serial Bus (USB) (Technical)

USB was developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.

Features:

- True Plug'n'Play.
- Hot plug and unplug
- Low cost
- Easy of use
- 127 physical devices
- Low cost cables and connectors

Bandwidth:

- Full speed: 12 Mbps speed (requires shielded cable)
- Low speed: 1.5 Mbps speed (non-shielded cable)

Definitions:

USB Host = The computer, only one host per USB system. USB Device = A *hub* or a *Function*.

Power usage:

Bus-powered hubs: Draw Max 100 mA at power up and 500 mA normally. **Self-powered hubs:** Draw Max 100 mA, must supply 500 mA to each port.

Low power, bus-powered functions: Draw Max 100 mA.

High power, bus-powered functions: Self-powered hubs: Draw Max 100 mA, must

supply 500 mA to each port.

Self-powered functions: Draw Max 100 mA.

Suspended device: Max 0.5 mA

Voltage:

- Supplied voltage by a host or a powered hub ports is between 4.75 V and 5.25 V.
- Maximum voltage drop for bus-powered hubs is 0.35 V from it's host or hub to the hubs output port.
- All hubs and functions must be able to send configuration data at 4.4 V, but only low-power functions need to be working at this voltage.
- Normal operational voltage for functions is minimum 4.75 V.

Shielding:

Shield should only be connected to Ground at the host. No device should connect Shield to Ground.

Cable:

Shielded:

Data: 28 AWG twisted

Power: 28 AWG - 20 AWG non-twisted

Non-shielded:

Data: 28 AWG non-twisted

Power: 28 AWG - 20 AWG non-twisted

Power Gauge Max length

	iongui
28	0.81 m
26	1.31 m
24	2.08 m
22	3.33 m
20	5.00 m

Cable colors:

Pin	Na	Cable	Descript
	me	color	on
1	VCC	Red	+5 VDC
2	D-	White	Data -
3	D+	Green	Data +
4	GN	Black	Ground
	D		

Contributor: Joakim Ögren

Sources: <u>USB FAQ</u> at <u>USB Implementers Forum</u>

Sources: USB Specification v1.0 at <u>USB Implementers Forum</u>


GeekPort Connector



GeekPort

The GeekPort is a connector availble at Be's BeBox computers.

This is a dream for all hobby engineers who like to connect the computer to the coffee machine.



37 PIN D-SUB MALE CONNECTOR at the device.

37 PIN D-SUB FEMALE CONNECTOR at the computer.

Pin	Na	Description	Dir
	me	One week	
1	GN D	Ground	
2	A1	Digital A 1	NEW
2	A3	Digital A 3	NEW
4	A5	Digital A 5	NEW
5	A7	Digital A 7	NEW
6	GN	Ground	
	D		
7	+5V	+5 VDC	
8	GN	Ground	
	D		
9	+12	+12 VDC	
	V		
10	GN	Ground	
	D		
11	-12V	-12 VDC	
12	GN	Ground	
	D		
13	+5V	+5 VDC	

14	GN D	Ground	
15	B0	Digital B 0	NEW
16	B2	Digital B 2	NEW
17	B4	Digital B 4	NEW
18	B6	Digital B 6	NEW
19	GN	Ground	
00	D	D: 1/ 1 A O	NEW.
20	A0	Digital A 0	NEW.
21	A2	Digital A 2	NEW
22	A4	Digital A 6	NEW
23 24	A6	Digital A 6 Analog In	NEW
4	Allei	Reference	
25	A2D		NEW
20	1	Analog III I	
26	A2D	Analog In 2	NEW
	2	•	
27	A2D	Analog In 3	NEW
	3		-000
28		Analog In 4	NEW
00	4	A 1 0 1 1	NEW.
29		Analog Out 1	AU-PAGE
30	1 D24	Analog Out 2	NEW
30	2 2	Analog Out 2	
31	_	Analog Out 3	NEW
	3	3	
32	D2A	Analog Out 4	NEW
	4		
33	AOr	Analog Out	NEW
	ef	Reference	-000
34	B1	Digital B 1	NEW
35	B3	Digital B 3	NEW
36	B5	Digital B 5	NEW
37	B7	Digital B 7	

Note: Direction is Computer relative Device.

Contributor: Joakim Ögren

Sources: <u>BeBox GeekPort DeviceKit</u> at <u>Be's homepage</u> Sources: <u>BeBox GeekPort DeviceKit</u>: <u>Analog port</u> Sources: <u>BeBox GeekPort DeviceKit</u>: <u>Digital port</u>

This is the URL for the WWW page: http://www.be.com/documentation/be_book/DeviceKit/geek.html Open this address in your WWW browser. This is the URL for the WWW page:

http://www.be.com

Open this address in your WWW browser.


This is the URL for the WWW page: http://www.be.com/documentation/be_book/DeviceKit/A2D2A.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.be.com/documentation/be_book/DeviceKit/DPort.html Open this address in your WWW browser.

C64 Serial I/O Connector



C64/C16/C116/+4 Serial I/O

Availble on the Commodore C64, C16, C116 and +4 computers.



4 (ႏ) 2 5 (ႏ) 1

(At the cable)

6 PIN DIN (DIN45322) FEMALE at the Computer.

6 PIN DIN (DIN45322) MALE at the Cable.

Pin Nam Description

е

1 / Serial SRQIN

SRQI

Ν

2 GND Ground

3 ATN Serial ATN

In/Out

4 CLK Serial CLK

In/Out

5 DATA Serial DATA

In/Out

6 / Reset

RES ET

Contributor: Joakim Ögren, Arwin Vosselman

Source: SAMS Computerfacts CC8 Commodore 16.

Atari ACSI DMA Connector



Atari ACSI DMA

Used to connect Laser printers or Harddrives.

(At the Computer)

(At the Devices)
19 PIN D-SUB ?? at the Computer.
19 PIN D-SUB ?? at the Devices.

Pin Na **Description** me 1 D0 Data 0 2 D1 Data 1 3 D2 Data 2 4 D3 Data 3 5 D4 Data 4 6 D5 Data 5 D6 7 Data 6 8 D7 Data 7 9 /CS Chip Select IRQ Interrupt 10 Request 11 GN Ground D 12 / Reset **RST** GN 13 Ground D ACK Acknowledge 14 GN Ground 15 D A1 16 GN Ground 17 D 18 R/W Read/Write RE 19 **Data Request**

Q

Contributor: <u>Joakim Ögren</u>, <u>Lawrence Wright</u>, <u>Steve & Sally Blair</u>

Source: ?

This the e-mail address:

lwright@silk.net

Choose this address in your e-mail reader.

This the e-mail address:

blair@mailbox.uq.edu.au

Choose this address in your e-mail reader.

VGA (VESA DDC) Connector



VGA (VESA DDC)

VGA=Video Graphics Adapter or Video Graphics Array. VESA=Video Electronics Standards Association. DDC=Display Data Channel.

Videotype: Analogue.



(At the videocard)



(At the monitor cable)

15 PIN HIGHDENSITY D-SUB FEMALE at the videocard. 15 PIN HIGHDENSITY D-SUB MALE at the monitor cable.

Pin Name Di Description Red Video (75 ohm, 0.7 V p-p) 1 RED Green Video (75 ohm, 0.7 V p-2 **GREEN** p) Blue Video (75 ohm, 0.7 V p-p) 3 **BLUE** 4 RES Reserved ^{№₩} Ground 5 **GND** Red Ground 6 **RGND Green Ground GGND** 7 8 **BGND** Blue Ground **№** +5 VDC 9 +5V Sync Ground **SGND** 10 Monitor ID Bit 0 (optional) 11 ID0 **DDC Serial Data Line** 12 SDA Horizontal Sync (or Composite 13 **HSYNC** or **CSYNC** Sync) **Vertical Sync VSYNC** 14 **DDC Data Clock Line** SCL

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren


Source: ?

VGA (15) Connector




VGA (15)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.



(At the videocard)



(At the monitor cable)

15 PIN HIGHDENSITY D-SUB FEMALE at the videocard. 15 PIN HIGHDENSITY D-SUB MALE at the monitor cable.

Pin	Name	Di Description
		r
1	RED	[№] Red Video (75 ohm, 0.7 V p-p)
2	GREEN	[№] Green Video (75 ohm, 0.7 V p-
		p)
3	BLUE	[№] Blue Video (75 ohm, 0.7 V p-p)
4	ID2	Monitor ID Bit 2
5	GND	[№] Ground
6	RGND	Red Ground
7	GGND	[№] Green Ground
8	BGND	[№] Blue Ground
9	KEY	- Key (No pin)
10	SGND	Sync Ground
11	ID0	Monitor ID Bit 0
12	ID1 or SDA	Monitor ID Bit 1
13	HSYNC or	Horizontal Sync (or Composite
	CSYNC	Sync)
14	VSYNC	[№] Vertical Sync
15	ID3 or SCL	Monitor ID Bit 3

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

VGA (9) Connector



VGA (9)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.

(At the videocard)

(At the monitor cable)

9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

Pin Nam Di Description

e r

1 RED Red Video

2 GRE [№] Green

EN Video

3 BLU New Blue Video

Ε

4 HSY MHOrizontal

NC Sync

5 VSY [№] Vertical

NC Sync

6 RGN [№] Red Ground

D

7 GGN [№] Green

D Ground

8 BGN *** Blue

D Ground

9 SGN Sync

D Ground

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

CGA Connector



CGA

CGA=Color Graphics Adapter. Videotype: TTL, 16 colors. Also known as IBM RGBI.

(At the videocard)

(At the monitor cable)
9 PIN D-SUB FEMALE at the videocard.
9 PIN D-SUB MALE at the monitor cable.

Pin Nam Description

е

- 1 GND Ground
- 2 GND Ground
- 3 R Red
- 4 G Green
- 5 B Blue
- 6 I Intensity
- 7 RES Reserved
- 8 HSY Horizontal
 - NC Sync
- 9 VSY Vertical
 - NC Sync

Contributor: Joakim Ögren

Source: ?

EGA Connector



EGA=Enhanced Graphics Adapter. Videotype: TTL, 16/64 colors.

(At the videocard)

(At the monitor cable)
9 PIN D-SUB FEMALE at the videocard.
9 PIN D-SUB MALE at the monitor cable.

Pin Na **Description** me 1 GN Ground D SR 2 Secondary Red PR Primary Red 3 PG Primary Green 4 5 PB Primary Blue 6 SG/I Secondary Green / Intensity SB Secondary Blue 7 8 Н Horizontal Sync 9 V Vertical Sync

Contributor: Joakim Ögren

Source: ?

PGA Connector



Videotype: Analogue.

(At the videocard)

(At the monitor cable)
9 PIN D-SUB FEMALE at the videocard.
9 PIN D-SUB MALE at the monitor cable.

Pin Nam Description

е

1 R Red

2 G Green

3 B Blue

4 CSY Composite

NC Sync

5 MOD Mode Control

Ε

6 RGN Red Ground

D

7 GGN Green

D Ground

8 BGN Blue Ground

D

9 GND Ground

Contributor: Joakim Ögren

Source: ?

MDA (Hercules) Connector



MDA (Hercules)

(At the videocard)

(At the monitor cable)
9 PIN D-SUB FEMALE at the videocard.
9 PIN D-SUB MALE at the monitor cable.

Pin Na **Description** me 1 **GN** Ground D GN 2 Ground D 3 n/c 4 n/c 5 n/c 6 Intensity 7 Mono Video M 8 Н Horizontal Sync 9 ٧ Vertical Sync


Contributor: Joakim Ögren

Source: ?

VESA Feature Connector



VESA Feature



(At the videocard)

26 PIN IDC at the Video card.

Pin Nam Description

е

1 PD0 DAC Pixel Data Bit 0

(PB)

2 PD1 DAC Pixel Data Bit 1

(PG)

3 PD2 DAC Pixel Data Bit 2

(PR)

4 PD3 DAC Pixel Data Bit 3

(PI)

5 PD4 DAC Pixel Data Bit 4

(SB)

6 PD5 DAC Pixel Data Bit 5

(SG)

7 PD6 DAC Pixel Data Bit 6

(SR)

8 PD7 DAC Pixel Data Bit 7

(SI)

- 9 CLK DAC Clock
- 10 BLK DAC Blanking
- 11 HSY Horizontal Sync

NC

12 VSY Vertical Sync

NC

- 13 GND Ground
- 14 GND Ground
- 15 GND Ground
- 16 GND Ground
- 17 Select Internal Video

18		Select Internal Sync
19		Select Internal Dot
		Clock
20	n/c	Not used
21	GND	Ground
22	GND	Ground
23	GND	Ground
24	GND	Ground
25	n/c	Not used
26	n/c	Not used
Con	tributor: lo	okim Öaron


Contributor: <u>Joakim Ögren</u>

Source: ?

Macintosh Video Connector



Macintosh Video



15 (At the Computer)
15 PIN D-SUB FEMALE at the Computer.

15 PIN D-SUB FEMALE at the Computer.			
Pin	Name	Di	Description
		r	
1	RGND	NEW	Red Ground
2	R		Red
3	CSYNC	NEW	Composite sync
4	SENSE0	NEW	Monitor Sense 0
5	G	NEW	Green
6	GGND	NEW	Green Ground
7	SENSE1	NEW	Monitor Sense 1
8	n/c	-	No connection
9	В	NEW	Diuc
10	SENSE2	NEW	Monitor sense 2
11	SGND	NEW	Sync Ground
12	VSYNC	NEW	Vertical Sync
13	BGND	NEW	Blue Ground
14	HSYNCG	NEW	Horizontal Sync
	ND		Ground
15	HSYNC	NEW	Horizontal Sync

Note: Direction is Computer relative Monitor.


Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

Amiga Video Connector



Amiga Video



- 1 /XCLK Extern Clock
- 2 / Extern Clock Enable (47 Ohm)

XCLKE

Ν

- 3 RED No. 2 Analog Red (75 Ohm)
- 4 GREE N Analog Green (75 Ohm)

Ν

- 5 BLUE [№] Analog Blue (75 Ohm)
- 6 DI Digital Intensity (47 Ohm)
- 7 DR Note Note 1 Digital Red (47 Ohm)
- 8 DG Digital Green (47 Ohm)
- 9 DB Digital Blue (47 Ohm)
- 10 / Composite Sync (47 Ohm)

CSYN C

11 /

Horizontal Sync (47 Ohm)

HSYN

С

12 / Vertical Sync (47 Ohm)

VSYNC

- 13 GNDR [№] Digital Ground (for /XCLKEN) Don't connect with pin TN 16-20.
- 14 / Genlock overlay (47 Ohm)

PIXEL SW

15

- /C1 Clock out (47 Ohm)
- 16 GND [№] Video Ground

```
<sup>№₩</sup> Video Ground
17
      GND
               <sup>№₩</sup> Video Ground
18
      GND
               <sup>№₩</sup> Video Ground
19
      GND
               Video Ground
20
      GND
               -12 Volts DC (10 mA max) (A500/A600/A1200)
21
      -12V
               -5 Volts DC (10 mA max)
      -5V
                  (A1000/A2000/A3000/A4000)
               +12 Volts DC (100 mA max)
22
       +12V
               ** +5 Volts DC (100 mA max)
23
      +5V
```

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Amiga 1000 RF Monitor Connector



Amiga 1000 RF Monitor

(At the computer)

8 PIN DIN "C" FEMALE at the computer.

Pin Name Di Description

		r	
1	n/c	-	Not
			connected
2	GND	NEW	Ground
3	AUDL	NEW	Audio Left
4	CVID	NEW	Composite
	EO		Video
5	GND	NEW	Ground
6	n/c	-	Not
			connected
7	+12V	NEW	+12 VDC
8	AUD	NEW	Audio Right
	R		•

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

CDTV Video Slot Connector



CDTV Video Slot

```
8 10 12 14 16 18 20 22 24 26 28 30
             9 11 13 15 17 19 21 24 25 27 29
(At the computer)
30 PIN ??? CONNECTOR at the computer.
Pin Name
            Description
            Video Ground
    GND
1
2
    GND
           Video Ground
    XCLK
            External Genlock Clock (in)
            Red (in to video card)
4
    R
5
            Enables External Clock on XCLK.
    XCLKE
    Ν
    BR
            Buffered Red (out from video card)
6
7
    GND
            Video Ground
8
            Green (in to video card)
    G
            Genlock mode 0 (from computer, genlock button)
    GMS0
9
            Buffered Green (out from video card)
10
    BG
    GMS1
11
            Genlock mode 1 (from computer, genlock button)
12
            Blue (in to video card)
    В
13
            Genlock signal
    PIXEL
    SW
14 BB
            Buffered Blue (out from video card)
15 VSYNC Vertical Sync (in to video card)
16
   CSYN
            Horizontal Sync (in to video card)
    C
17
    HSYN
            Composite Sync (in to video card)
   BCSYN Buffered Composite Sync (out from video card)
18
    GND
19
            Video Ground
```

20	AUDR	Audio Right Output (from computer to RF
		modulator)
21	DGND	Digital Ground
22	AUDL	Audio Left Output (from computer to RF
		modulator)
23	-12V	-12 VDC (can be -5 VDC instead)
24	DGND	Digital Ground
25	+12V	+12 VDC
26	/CD/TV	CD/TV button. (Low=CDTV video on RF,
		High=Antenna)
27	VCC	+5 VDC
28	/CCK	3.58 MHz color clock (C1 clock)
29	GND	Video Ground
30	VCC	+5 VDC

Note: Used for RF-modulator usually.

Contributor: <u>Joakim Ögren</u>


Source: <u>Darren Ewaniuk's CDTV Technical Information</u>

This is the URL for the WWW page: http://nyquist.ee.ualberta.ca/~ewaniu/cdtv/cdtv-technical.html Open this address in your WWW browser.

PlayStation A/V Connector



PlayStation A/V



(At the PlayStation)
12 PIN ?? at the PlayStation.

Pin Nam Description

е 1 2 3 4 ? 5 В Blue 6 Red R ? 7 8 AR Right Audio CSY Composite 9 NC Sync VGN Video 10 Ground D ? 11 12 G Green

Contributor: Joakim Ögren

Source: Sony PlayStation FAQ

This is the URL for the WWW page: http://www.gla.ac.uk/~gkrx11/PSX/FAQ.html Open this address in your WWW browser.

Commodore 1084 & 1084S (Analog) Connector



Commodore 1084 & 1084S (Analog)

(At the Monitor)
6 PIN DIN FEMALE at the Monitor.

Pin Nam Description

е

1 G Green

2 HSY Horizontal

NC Sync

3 GND Ground

4 R Red

5 B Blue

6 VSY Vertical

NC Sync

Contributor: Joakim Ögren

Source: National Amiga's C1084 page

This is the URL for the WWW page: http://www.interlog.com/~gscott/t-1084.html Open this address in your WWW browser.

Commodore 1084 & 1084S (Digital) Connector



Commodore 1084 & 1084S (Digital)

4 2 5 1 0 3 3 6 8 7 (At the Monitor) 8 PIN DIN 'C' FEMALE at the Monitor.

Pin Nam Description

e 1 n/c

Not

connected

2 R Red

3 G Green

4 B Blue

5 I Intensity

6 GND Ground

7 HSY Horizontal

NC Sync

8 VSY Vertical

NC Sync

Contributor: Joakim Ögren

Source: National Amiga's C1084 page

Commodore 1084d & 1084dS Connector



Commodore 1084d & 1084dS

(At the Monitor)
9 PIN D-SUB FEMALE at the Monitor.

Pin	Nam e	Analog Mode	Digital Mode
1	GND	Ground	Ground
2	GND	Ground	Ground
3	R	Red	Red
4	G	Green	Green
5	В	Blue	Blue
6	1	n/c	Intensity
7	CSY	Composite	n/c
	NS	Sync	
8	HSY	n/c	Horizontal
	NC		Sync
9	VSY	n/c	Vertical
	NC		Sync

Contributor: Joakim Ögren

Source: National Amiga's C1084d page

This is the URL for the WWW page: http://www.interlog.com/~gscott/t-1084d.html Open this address in your WWW browser.

Atari Jaguar A/V Connector



Atari Jaguar A/V

TOP (duh)

ЗА 7A 1A 2A 5A 6A 8A 9A 10A 11A 12A 4A 2В 3В 4B 5B 6B 7в 8B 9B 10B 11B 12B (At the Atari) 12 PIN ?? at the Atari.

Pin	Name	Description
1A	AL	Audio Left
2A	AGND	Audio Ground
3A	GND	Ground
4A	GND (chroma)	Ground (Chroma)
5A	В	RGB Blue
6A	HSYNC	Horizontal sync
7A	G	RGB Green
A8	CHROMA	Chroma
9A	GND ???	Ground ???
10A	+5V ???	+5 VDC ???
11A	+5V ???	+5 VDC ???
12A	?	?
1B	AR	Right audio
2B	AGND	Audio GND
3B	GND	Ground
4B	R	RGB Red
5B	CSYNC	Composite (Vertical)
		Sync
6B	?	?
7B	LGND	Luminance Ground
8B	LUM	Luminance
9B	GND	Ground
10B	CVBSGND	Composite Video

Ground

11B CVBS Composite Video

12B ?

Contributor: <u>Joakim Ögren</u>

Source: Scooping out Jaguar RGB by <u>Duncan Brown</u> in <u>Atari Explorer Online Vol.3 Issue 6</u>

This the e-mail address:

BROWN_DU@Eisner.DECUS.Org

Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.redsun.net/jaguar/aeo/aeo_0306.txt Open this address in your WWW browser.

SNES Video Connector



SNES Video

Availble on the Nintendo SNES.

```
+-----+
| 11 9 7 5 3 1 |
| 12 10 8 6 4 2 |
+-----+
```

(At the SNES)

UNKNOWN CONNECTOR at the SNES.

Pin Nam Description

е

- 1 R Red (Requires 200 uF in serie)
- 2 G Green (Requires 200 uF in serie)
- 3 CSY Composite Sync

NC

- 4 B Blue (Requires 200 uF in serie)
- 5 GND Ground
- 6 GND Ground
- 7 Y S-Video Y
- 8 C S-Video C
- 9 CVB Composite Video (NTSC)

S

- 10 +5V +5 VDC
- 11 L+R Left+Right Audio (Mono)
- 12 L-R Left-Right Audio (Used to calculate Stereo)

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout from Radio Electronics April 1992

This is the URL for the WWW page:

http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html Open this address in your WWW browser.

NeoGeo Audio/Video Connector



NeoGeo Audio/Video

Availble on the NeoGeo videogame.



(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

Pin Nam Di Description

e r
1 AOU NEW Audio out
T

2 GND 🚾 Ground

3 VIDE [№] Composite Video

O Out

4 +5V [№] +5 VDC

5 GRE Reen Video

ΕN

6 RED [№] Red Video

7 NSY 🏁 Negative Sync

NC

8 BLU N Blue Video

Ε

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Enzo, Steffen Kupfer

Source: ?

This the e-mail address:

enzo@gaianet.net

Choose this address in your e-mail reader.

This the e-mail address:

Steffen_Kupfer@compuserve.com

Choose this address in your e-mail reader.

Amstrad CPC6128 Monitor Connector



Amstrad CPC6128 Monitor

(At the computer) 6 PIN DIN (DIN45322) FEMALE at the computer.

Pin Nam

е

1 RED

2 GRE

ΕN

3 BLU

Ε

4 SYN

С

5 GND

6 LUM

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

Amstrad CPC6128 Plus Monitor Connector



Amstrad CPC6128 Plus Monitor

(At the computer)
8 PIN MINI-DIN FEMALE at the computer.

Pin Nam Di Description е r [№] Sync? **NSY** 1 NC [№] Green 2 **GRE** ΕN **Lumninace** 3 LUM [№] Red **RED** 4 [№] Blue BLU 5 Ε Audio Output 6 AOL Left Audio Output 7 **AOR** Right **Ground** 8 **GND**

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren, Colin Gaunt

Source: Amstrad 6128 Plus Home Computer Manual

This the e-mail address: c.gaunt@c-gaunt.prestel.co.uk

Choose this address in your e-mail reader.

Atari ST Monitor Connector



Atari ST Monitor

(At the Computer)

(At the Devices)

13 PIN DIN FEMALE at the Computer.

13 PIN DIN MALE at the Devices.

Pin Name Description

- 1 AO Audio Out
- 2 CVID Composite Video

EO

- 3 CS Clock Select
- 4 MD Monochrome Detect /

Clock In

- 5 Al Audio In
- 6 G Green
- 7 R Red
- 8 +12V +12 VDC (520ST has

GND)

9 HSY Horizontal Sync

NC

- 10 B Blue
- 11 MVID Monochrome Video

EO

12 VSYN Vertical Sync

C

13 GND Ground


Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

Sun Video Connector



Sun Video



(At the Computer)

13 PIN 13W3 FEMALE at the Computer.

Pin	Name	Description
1	GND	Ground*
2	VSYNC	Vertical Sync*
3	SENSE2	Sense #2
4	SENSEGN D	Sense Ground
5	CSYNC	Composite
		Sync
6	HSYNC	Horizontal
		Sync*
7	GND	Ground*
8	SENSE1	Sense #1
9	SENSE0	Sense #0
10	CGND	Composite
		Ground
R	RED	Red
G	GREEN/	Green/Gray
	GRAY	-
В	BLUE	Blue

^{*)} Considered obsolete, may not be connected.

Monitor-sense bits defined as:

Valu	Bit	Bit	Bit	Resolution
е	2	1	0	
0	0	0	0	?
1	0	0	1	Reserved
2	0	1	0	1280 x 1024 76Hz
3	0	1	1	1152 x 900 66Hz
4	1	0	0	1152 x 900 76Hz 19"

5	1	0	1	Reserved
6	1	1	0	1152 x 900 76Hz 16-17"
7	1	1	1	No monitor connected

See http://cvs.anu.edu.au:80/monitorconversion/ and http://rugmd0.chem.rug.nl/~everdij/hitachi.html for info on attaching old workstation monitors to VGA boards.

Contributor: <u>Joakim Ögren</u>

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

This is the URL for the WWW page: http://cvs.anu.edu.au:80/monitorconversion/ Open this address in your WWW browser.


This is the URL for the WWW page: http://rugmd0.chem.rug.nl/~everdij/hitachi.html Open this address in your WWW browser.

ZX Spectrum 128 RGB Connector



ZX Spectrun 128 RGB

Can be found at the Sinclair ZX Spectrum 128.



5 0 0 0 1 7 8 6 (At the monitor cable) 8 PIN DIN (DIN45326) FEMALE at the computer. 8 PIN DIN (DIN45326) MALE at the monitor cable.

Pin Nam Di Description

		•
	е	r
1	CVB	Composite Video (PAL, 75 ohms, 1.2V
	S	p-p)
2	GND	[№] Ground
3	BOU	[№] Bright Output
	Τ	
4	CSY	Composite Sync
	NC	•
5	VSY	[№] Vertical Sync
	NC	•
6	G	[№] Green
7	R	[№] Red
8	В	^{№₩} Blue

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Online ZX Spectrum 128 Manual Page 3

This is the URL for the WWW page: http://users.ox.ac.uk/~uzdm0006/Damien/speccy/128manua/sp128p03.html Open this address in your WWW browser.

3b1/7300 Video Connector



3b1/7300 Video



(At the computer)

12 PIN IDC MALE at the computer.

Pin Nam Description

е

1 VSY Vertical

NC Sync

2 GND Ground

3 HSY Horizontal

NC Sync

4 GND Ground

5 VIDE Video

0

6 GND Ground

7 +12V +12 VDC

8 GND Ground

9 +12V +12 VDC

10 SPK Speaker

11 SPK Speaker

12 ? ?

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

CM-8/CoCo RGB Connector



CM-8/CoCo RGB

Availble on the Tandy/Radio Shack Color Computer (CoCo).

+----+ | 1 3 5 7 9 | | 2 4 8 10 | +----+

(At the CoCo)

UNKNOWN CONNECTOR at the CoCo.

Pin Nam Description

е

- 1 GND Ground
- 2 GND Ground
- 3 R Red
- 4 G Green
- 5 B Blue
- 6 KEY No Pin
- 7 AUDI Audio

O

- 8 HSY Horizontal
 - NC Sync
- 9 VSY Vertical
 - NC Sync
- 10 n/c No

Connection

Contributor: Joakim Ögren

Source: <u>Tandy Color Computer FAQ</u> at <u>Video Game Advantage's homepage</u>

This is the URL for the WWW page: http://www.io.com/~vga2000/faqs/coco.faq Open this address in your WWW browser.

This is the URL for the WWW page: http://www.io.com/~vga2000/
Open this address in your WWW browser.

AT&T 53D410 Connector



AT&T 53D410

(At the computer) 25 PIN D-SUB ??? at the computer.

Pin Nam Description

PIN	Nam	Descriptio
	е	
1	?	?
2	e ? VSY	Vertical
	NC	Sync
3	HSY	Horizontal
	NC	Sync
4	?	Yertical Sync Horizontal Sync ?
5	VIDE	Video
	0	
6	?	?
7	?	?
8	?	?
6 7 8 9	?	?
10	?	?
11	?	?
12	?	?
13	GND	? ? ? ? Ground Ground
14	GND	Ground
15	GND	Ground
16	?	?
17	?	?
18	?	?
19	?	?
20	?	?
21	?	?
22	?	?
21 22 23 24	?	?
24	?	?
25	NC ? VIDE O ? ? ? ? ? SND GND ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?	Ground ? ? ? ? ? ? ? ? ?

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

AT&T 6300 Taxan Monitor Connector



AT&T 6300 Taxan Monitor

(At the Monitor)

8 PIN DIN (DIN45326) FEMALE at the Monitor.

Pin	Name	Description
1	TEXT	Special TEXT signal (??)
2	R	Red
3	G	Green
4	В	Blue
5	1	Intensity
6	GND	Signal Ground
7	HSYNC/	Horizontal or Composite
	CSYNC	Sync
8	VSYNC	Vertical Sync

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

AT&T PC6300 Connector



AT&T PC6300

(At the computer)

25 PIN D-SUB ??? at the computer.

		er at the computer
Pin	Name	Description
1	HSYNC	Horizontal
		Sync
2 3	ID0	Monitor ID 0
3	VSYNC	Vertical
		Sync
4	R	Red
5	G	Green
6	В	Blue
8	n/c	Not
		connected
9	n/c	Not
		connected
10	ID1	Monitor ID 1
11	MODE0	Mode 0
12	n/c	Not
		connected
13	1	Degauss
	DEGAU	
	SS	
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	GND	Ground
19	GND	Ground
20	GND	Ground
21	GND	Ground
22	n/c	Not
		connected
23	n/c	Not

connected

24 +15V +15 VDC 25 +15V +15 VDC

Monochrome monitor: ID0 and ID1 are open

Color monitor: ID0 is 0, and ID1 is 1, probably 5V, not 15V

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

Vic 20 Video Connector



Vic 20 Video



(At the computer)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the Computer. 5 PIN DIN 180° (DIN41524) MALE at the Cable.

Pin Na Di Description

me r

1 +6V ** +6 VDC (10 mA max)

2 GN [№] Ground

D

3 AUD New Audio

IO

4 VLO NEW Video Low

W (Unconnected ?)

5 VHI [№] Video High

GH

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts

C64 Audio/Video Connector



C64 Audio/Video



(At the computer)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the Computer.

5 PIN DIN 180° (DIN41524) MALE at the Cable.

Pin Na Di Descripti

me r on

1 LUM ** Luminanc

е

2 GN [№] Ground

D

3 AO NEW Audio Out

UT

4 VO New Video Out

UT

5 AIN ** Audio In

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: ?

C65 Video Connector



C65 Video

Availble on the Commodore C65 computer.

(At the Computer)

9 PIN D-SUB MALE at the Computer.

Pin	Nam	Dir	Description
	е		
1	GND	NEW.	Ground
2	?		?
3	R	NEW	Red
4	G	NEW	Green
5	В	NEW	Blue
6	?		?
7	CSY	NEW	Composite
	NC		Sync
8	HSY	NEW	Horizontal
	NC		Sync
9	VSY	NEW	Vertical Sync
	NC		•

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts

C128 RGBI Connector



C128 RGBI

(At the Computer)
9 PIN D-SUB FEMALE at the Computer.

Pin Nam Di Description

е r [№] Ground **GND** 1 [№] Ground 2 **GND** ^{№₩} Red 3 R ™ Green 4 G [№] Blue 5 В ™ Intensity Composite 7 VIDE Video O [№] Horizontal **HSY** 8 NC Sync Vertical Sync **VSY** 9 NC

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Usenet posting in comp.sys.cbm, C128 screen cables by Marko Makela

This the e-mail address:
msmakela@cc.helsinki.fi
Choose this address in your e-mail reader.

C128/C64C Video Connector



C128/C64C Video

Seems to be available on the C128 and the C64C (white colour). Compatible with cables for the 5 pin D-SUB on C64's.

(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

Di Description Pin Na me Luminance (monochrome 1 LUM video) ^{№₩} Ground GN 2 D Audio out 3 AO UT Composite Video out VO 4 UT AIN Audio in (into the SID chip) 5 6 n/c Not connected 7 Not connected n/c C 8 Chroma

Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts

C16/C116/+4 Audio/Video Connector



C16/C116/+4 Audio/Video

Availble on Commodore C16/C116/+4 computers.

(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.

Pin Nam Di Description

е Luminance (monochrome 1 LUM video) [№] Ground 2 **GND** Audio out 3 AOU Т Composite Video out 4 VOU Т AIN Audio in (into the SID chip) 5 Color? COL 6 OR 7 n/c Not connected **№** +5 VDC +5VD

Note: Direction is Computer relative Monitor.

Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u>

Sources: CBM Memorial Page Pinouts

Sources: SAMS Computerfacts CC8 Commodore 16.

Please send any comments to <u>Joakim Ögren</u>.

C

CBM 1902A Connector



CBM 1902A

Availble on the Commodore CBM 1902A monitor.

(At the Monitor)

6 PIN DIN FEMALE at the Monitor.

Pin Na Di Descriptio

me r n

1 n/c - Not

connected

2 AUD New Audio

IO

3 GN [№] Ground

D

4 C Chroma

5 n/c - Not

connected

6 L N Luminance

Note: Direction is Monitor relative Computer.

Contributor: Joakim Ögren

Source: comp.sys.cbm General FAQ v3.1 Part 7

This is the URL for the WWW page:

http://www.lib.ox.ac.uk/internet/news/faq/archive/cbm-main-faq.3.1.p7.html Open this address in your WWW browser.

Spectravideo SVI318/328 Audio/Video Connector



Spectravideo SVI318/328 Audio/Video

1 0 0 3

(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Nam Description

е

1 +5v Power

2 GND System ground

3 AUDI Audio out

0

4 VIDE Composite Video

O out

5 RF RF Video out

VID

Contributer: Rob Gill


Source: Spectravideo SVI 328 mk II User Manual

PC Gameport Connector



PC Gameport

(At the computer)



(At the joystick cable)

15 PIN D-SUB FEMALE at the computer. 15 PIN D-SUB MALE at the joystick cable.

Pin Na Di Descriptio me r n +5V 1 +5 VDC Nutton 1 2 /B1 3 X1 Joystick 1 -X 4 **GN** Ground D [№] Ground 5 **GN** D Mew Joystick 1 -Y1 6 Y New Button 2 7 /B2 **№** +5 VDC +5V 8 **№** +5 VDC +5V 9 New Button 4 /B4 10 11 X2 Joystick 2 -X [№] Ground 12 **GN** D 13 Y2 Joystick 2 -[№] Button 3 14 /B3 **№** +5 VDC 15 +5V

Note: Direction is Computer relative Joystick.

Note: Use 100kohm resistor.

Contributor: Joakim Ögren

Source: ?


PC Gameport+MIDI Connector



PC Gameport+MIDI

Some soundcards have some MIDI signals included in their Gameport. Ground and VCC has been used for this.

(At the computer)



(At the joystick cable)

15 PIN D-SUB FEMALE at the computer.

15 PIN D-SUB MALE at the joystick cable.

Pin Name Di Descriptio

	r n
+5V	№ +5 VDC
/B1	[№] Button 1
X1	[№] Joystick 1 -
	X
GND	[™] Ground
GND	Ground
Y1	New Joystick 1 -
	Υ
/B2	Button 2
+5V	+5 VDC
+5V	+5 VDC
/B4	Button 4
X2	New Joystick 2 -
	X
MIDIT	MIDI
XD	Transmit
Y2	New Joystick 2 -
	Υ
/B3	Button 3
MIDIR	MIDI
XD	Receive
	/B1 X1 GND GND Y1 /B2 +5V +5V /B4 X2 MIDIT XD Y2 /B3 MIDIR

Note: Direction is Computer relative Joystick.

Note: Use 100kohm resistor.

Contributor: <u>Joakim Ögren</u>

Source: ?

Amiga Mouse/Joy Connector



Amiga Mouse/Joy

(At the computer)

(At the mouse/joy cable)

9 PIN D-SUB MALE at the computer.

9 PIN D-SUB FEMALE at the mouse/joy cable.

Pin	Mouse/ Trackball	Lightpen	Digital Joystick	Paddle	Di Commen r t
1	V-pulse	n/c	/FORWARD	BUTTO N 3	NEW.
2 3	H-pulse VQ-pulse	n/c n/c	/BACK /LEFT	n/c BUTTO	NEW.
4	HQ-pulse	n/c	/RIGHT	N 1 BUTTO N 2	NEW
5 6	BUTTON 3(M) BUTTON 1(L)	Penpress / Beamtrig ger	n/c /BUTTON 1	PotX n/c	NEW.
7	+5V	+5V	+5V	+5V	[№] 50 mA max
8 9	GND BUTTON 2(R)	GND BUTTON 2	GND BUTTON 2	GND PotY	NEW.

Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

C64 Control Port Connector



C64 Control Port

(At the computer)

(At the joystick cable)9 PIN D-SUB MALE at the computer.9 PIN D-SUB FEMALE at the joystick cable.

Control Port 1

Pin	Name	Di	Commen
		r	t
1	JOYA0	NEW	
2	JOYA1	NEW	
3	JOYA2	NEW	
4	JOYA4	NEW	
5	POT AY	NEW	
6	BUTTON	NEW	
	A/LP		
7	+5V	NEW	50 mA
			max
8	GND	NEW	
9	POT AX	NEW	

Control Port 2

Pin	Name	DI C	ommen
		r t	
1	JOYB0	NEW.	
2	JOYB1	NEW.	
3	JOYB2	NEW	
4	JOYB4	NEW	
5	POT BY	NEW	
6	BUTTO	NEW	
	NΒ		
7	+5V	^{№₩} 50) mA
		m	ax
8	GND	NEW	

9 POT BX

Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Amiga 4000 User's Guide from Commodore Sources: Commodore 64 Programmer's Reference Guide

C16/C116/+4 Joystick Connector



C16/C116/+4 Joystick

Availble on the Commodore C16, C116 and +4 computers.

(At the computer)

8 PIN MINI-DIN FEMALE at the computer.

Joystick 1

Pin	Name	Di	Comment
		r	
1	JOYA0	NEW	(
2	JOYA1	NEW	t .
3	JOYA2	NEW	(
4	JOYA3	NEW	(
5	+5VDC	NEW	(
6	BUTTON A	?	
7	GND	NEW	t .
8	COMMON	?	Is connected to DATA2 thru a
	A?		buffer.

Joystick 2

Pin	Name	Di	Comment
		r	
1	JOYB0	NEW	
2	JOYB1	NEW	
3	JOYB2	NEW	
4	JOYB3	NEW	
5	+5VDC	NEW	
6	BUTTON B	?	
7	GND	NEW	
8	COMMON	?	Is connected to DATA1 thru a
	B ?		buffer.

Note: Direction is Computer relative Device.

Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u>

Source: SAMS Computerfacts CC8 Commodore 16.

MSX Joystick Connector



MSX Joystick

(At the computer)

(At the joystick cable)
9 PIN D-SUB MALE at the computer.
9 PIN D-SUB FEMALE at the joystick cable.

Di Description Pin Name 1 **Forward FORWA RD** /BACK 2 Backward ^{№₩} Left 3 /LEFT Right 4 /RIGHT +5 VDC (50mA 5 +5V max) /TRG1 Trigger A / Output 6 7 Trigger A / Output /TRG2 NEW Output 3 8 OUTPUT Signal Ground 9 **GND**

Note: Direction is Computer relative Joystick.

Warning: Pin 5 is +5V on MSX and Mouse Button 2 on Amiga. Since Amiga mousebutton is active low, connecting an Amiga mouse to a MSX and pressing mousebutton 2 will shortcut the supply voltage.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map

SGI Mouse (Model 021-0004-002) Connector



SGI Mouse (Model 021-0004-002)

(At the Computer) 9 PIN D-SUB ??? at the Computer.

```
Di Descriptio
Pin Na
    me
          r
              n
          NEW +5 VDC
1
    +5V
2
           ** -5 VDC
    -5V
3
    n/c
              Not
              connected
4
    n/c
              Not
              connected
    MTX NEW
5
              Data
    D
6
    n/c
              Not
              connected
7
    n/c
              Not
              connected
8
    n/c
              Not
              connected
           <sup>№₩</sup> Ground
9
    GN
    D
```

Note: Direction is Computer relative Mouse.

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

Macintosh Mouse Connector



Macintosh Mouse

Availble on Macintosh Mac Plus and earlier.

(At the computer)

(At the mouse cable) 9 PIN D-SUB FEMALE at the computer.

9 PIN D-SLIB MALE at the mouse cable

ЭГ	טפ-ט אווי	DD WALE at the mouse cable.
Pir	n Na	Di Description
	me	r
1	CG	Chassis ground
	ND	
2	+5V	NEW +5 VDC
3	CG	Chassis ground
	ND	
4	X2	Horizontal movement line (connected to VIA PB4
		line)
5	X1	Horizontal movement line (connected to SCC
		DCDA-line)
6	n/c	- Not connected
7	SW	Mouse button line (connected to VIA DR3)

Mouse button line (connected to VIA PB3) SVV-

Vertical movement line (connected to VIA PB5 8 Y2 line)

Vertical movement line (connected to SCC DCDB-9 Y1 line)

Note: Direction is Computer relative Mouse.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

Atari Mouse/Joy Connector



Atari Mouse/Joy

(At the computer)

(At the mouse/joy cable)
9 PIN D-SUB MALE at the computer.
9 PIN D-SUB FEMALE at the mouse/joy cable.

Mouse	Joysti	Di	Comme
	ck	r	nt
XB	UP	NEW	
XA	DOW	NEW	
	N		
YA	LEFT	NEW	
YB	RIGH	NEW	
	T		
n/c	n/c	_	
LEFTBUTT	FIRE	NEW	
ON			
+5V	+5V	NEW	
GND	GND	NEW	
RIGHTBUT	res	NEW	
TON			
	XB XA YA YB n/c LEFTBUTT ON +5V GND RIGHTBUT	XB UP XA DOW N YA LEFT YB RIGH T n/c n/c LEFTBUTT FIRE ON +5V +5V GND GND RIGHTBUT res	Ck r XB UP XA DOW N YA LEFT YB RIGH T n/c n/c - LEFTBUTT FIRE ON +5V +5V GND GND RIGHTBUT res

Note: Direction is Computer relative Device.

Contributor: <u>Joakim Ögren</u>, <u>Steve & Sally Blair</u>

Source: ?

Atari Enhanced Joystick Connector



Atari Enhanced Joystick

Can be found at Atari Falcon, Jaguar & STe.

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin	Name	Descriptio
		n
1	UP0	Up 0
2	DOWN0	Down 0
3	LEFT0	Left 0
4	RIGHT0	Right 0
5	PAD0Y	Paddle 0 Y
6	FIRE0/LIGHT	Fire
	GUN	0/Lightgun
7	VCC	+5 VDC
8	n/c	Not
		connected
9	GND	Ground
10	FIRE2	Fire 2
11	UP2	Up 2
12	DOWN2	Down 2
13	LEFT2	Left 2
14	RIGHT2	Right 2
15	PAD0X	Paddle 0 X

Contributor: Joakim Ögren

Source: <u>Do-It-Yourself Atari Jaguar Controller</u> by <u>Andrew Hague</u>

This is the URL for the WWW page: http://dcpu1.cs.york.ac.uk:6666/~andrew/atari/DIYjoypad.txt Open this address in your WWW browser.

This the e-mail address:
andrew@minster.york.ac.uk
Choose this address in your e-mail reader.

Atari 2600 Joystick Connector



Atari 2600 Joystick

```
(At the Atari)
```

(At the joystick cable)
9 PIN D-SUB MALE at the Atari.
9 PIN D-SUB FEMALE at the joystick cable.

Pin Col Di Descriptio

or r n ^{№₩} Up WH 1 Т New Down BL 2 U ^{№₩} Left 3 **GR** Ν Right BR 4 Ν 5 n/c Not connected OR 6 **Button** G n/c 7 Not connected

connected

Note: Direction is Computer relative Joystick.

BLK Ground(-)

Not

Note: Connect Direction/Button to Ground for action.

Contributor: Joakim Ögren

n/c

8

Source: Classic Atari 2600/5200/7800 Game Systems FAQ, Pinout by Greg Alt

This is the URL for the WWW page: http://www.dhp.com/~sloppy/files/classic/atari/atari.faq Open this address in your WWW browser.

This the e-mail address:

galt@cs.utah.edu

Choose this address in your e-mail reader.

Atari 6200 Joystick Connector



Atari 6200 Joystick

(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin Description

- 1 Keypad -- right column
- 2 Keypad -- middle column
- 3 Keypad -- left column
- 4 Start, Pause, and Reset common
- 5 Keypad -- third row and Reset
- 6 Keypad -- second row and Pause
- 7 Keypad -- top row and Start
- 8 Keypad -- bottom row
- 9 Pot common
- 10 Horizontal pot (POT0, 2, 4, 6)
- 11 Vertical pot (POT1, 3, 5, 7)
- 12 5 volts DC
- 13 Bottom side buttons (TRIG0, 1, 2, 3)
- 14 Top side buttons
- 15 0 volts -- ground

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Atari 7800 Joystick Connector



Atari 7800 Joystick

```
(At the Atari)
```

(At the joystick cable)
9 PIN D-SUB MALE at the Atari.
9 PIN D-SUB FEMALE at the joystick cable.

Pin Col Di Description

```
or
          <sup>™E₩</sup> Up
1
     WH
     Т
           New Down
     BL
2
     U
           <sup>№₩</sup> Left
3
     GR
     Ν
           Right R
4
     BR
     Ν
           New Button (R)ight
     RE
5
     D
              (-)
     OR ?
              Both buttons
6
     G
              (+)
     n/c
7
              Not
              connected
     BLK Ground(-)
8
              Button (L)eft
     YL
     W
              (-)
```

Note: Direction is Computer relative Joystick.

Note: Connect Direction and Button(L/R) to Ground for action. And Both Button to Button L and Button R for action.

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Amstrad Digital Joystick Connector



Amstrad Digital Joystick

Availble at the Amstrad CPC6128 and CPC6128 Plus.

```
(At the Computer)
```

(At the Joystick cable)PIN D-SUB MALE at the Computer.PIN D-SUB FEMALE at the Joystick cable.

Digital Joystick 1

Pin Nam Di Descriptio

```
е
            r
                n
     UP
               Up
1
            NEW Down
2
     DO
     WN
            <sup>№₩</sup> Left
3
     LEF
     Т
            <sup>™</sup> Right
     RIG
4
     HT
5
     n/c
               Not
                connected
            Fire button
6
     FIR
     E2
                2
            Fire button
7
     FIR
     E1
            <sup>№₩</sup> Ground
8
     GND
     GND *** Ground
```

Digital Joystick 2

Pin Nam Di Descriptio

```
e r n
1 UP ™ Up
2 DO ™ Down
WN
3 LEF ™ Left
T
```

Right RIG 4 HTn/c 5 Not connected Fire button 6 **FIR** E2 Fire button FIR 7 E1 [№] Ground **GND** 8 n/c Not 9 connected

Note: Direction is Computer relative Joystick.

Contributor: Joakim Ögren, Colin Gaunt, Agnello Guarracino

Source: Amstrad 6128 Plus Home Computer Manual Source: Amstrad CPC6128 User Instructions Manual

NeoGeo Joystick Connector



NeoGeo Joystick

Availble on the NeoGeo videogame.

(At the Computer)

14 PIN CANNON (2 ROWS) ?? at the Computer.

Could anyone please tell me what kind of connector it has.

Di Description Pin Name 1 GND Ground 2 n/c Not connected Select Button **SELEC** 3 Т 🍽 "D" Button 4 BUTTO ND 🏁 "B" Button 5 BUTTO NB 6 RIGHT Right NEW Down 7 DOWN 8 n/c Not connected "D" Button, again? 9 **BUTTO** ND 10 n/c Not connected Start Button 11 START "C" Button 12 BUTTO NC 🎮 "A" Button 13 **BUTTO**

14 LEFT NEW Left

15 UP № Up

NA

Note: Direction is Computer relative Joystick.

Contributor: Joakim Ögren, Enzo

Source: ?

Keyboard (5 PC) Connector



Keyboard (5 PC)

(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Nam Descriptio Technical

e n

1 CLO Clock CLK/CTS, Open-collector

CK

2 DATA Data RxD/TxD/RTS, Open-collector

3 n/c Not Reset on some very old

connected keyboards.

4 GND Ground

5 VCC +5 VDC

Contributor: Joakim Ögren

Source: ?

Keyboard (6 PC) Connector



Keyboard (6 PC)

6 4 2 3 1 (At the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) at the computer.

Pin Na Di Description

me r

1 DAT *** Key Data

Α

2 n/c - Not

connected

3 GN [№] Gnd

D

4 VCC Power, +5

VDC

5 CLK [№] Clock

6 n/c - Not

connected

Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Gilles Ries

Source: ?

This the e-mail address:

gries@glo.be

Choose this address in your e-mail reader.

Keyboard (XT) Connector



2

Keyboard (XT)

(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Nam Descripti Technical

e on

1 CLK Clock CLK/CTS, Open-

collector
DATA Data RxD, Open-collector

3 / Reset

RES

ET

4 GND Ground

5 VCC +5 VDC

Contributor: Joakim Ögren

Source: ?

Keyboard (5 Amiga) Connector



Keyboard (5 Amiga)

(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE (A1000/A2000/A3000) at the computer.

Pin A100 A2000/

0 A3000

1 +5 KCLK

Volts

2 CLO KDAT

CK

3 DATA n/c

4 GND GND

5 +5 Volts

Contributor: Joakim Ögren

Source: ?

Keyboard (6 Amiga) Connector



Keyboard (6 Amiga)

6 4 2 3 1 (At the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) (A4000/CD32/CDTV) at the computer.

Pin Nam Di Description

е NEW Data 1 **DATA** 2 n/c Not connected [№] Ground 3 **GND** ** +5 Volts DC (100 mA +5V 4 max) NEW Clock CLO 5 CK Not connected 6 n/c

Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Dirk Duesterberg

Source: Amiga 4000 User's Guide from Commodore


This the e-mail address:
duesterb@unixserv.rz.fh-hannover.de
Choose this address in your e-mail reader.

Keyboard (Amiga CD32) Connector



Keyboard (Amiga CD32)

The Amiga CD32 keyboard connector also includdes a serialport.



6 PIN MINI-DIN FEMALE (PS/2 STYLE) at the computer.

Pin Nam Di Description

			2 00011ption
	е	r	
1	/	NEW	Data
	DATA		
2	/TxD	NEW	Transmit Data (0-5V and
			reversed)
3	GND	NEW	Ground
4	+5V	NEW	+5 Volts DC (100 mA max)
5	CLO	NEW	Clock
	CK		
6	/RxD	NEW	Receive Data (0-5V and
			reversed)

Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Dirk Duesterberg

Source: CD32 keyboard port info, usenet posting by Klaus Hegemann.

This the e-mail address:

Klaus_Hegemann@punk.fido.de

Choose this address in your e-mail reader.

Macintosh Keyboard Connector



Macintosh Keyboard

Availble on Macintosh Mac Plus and earlier.

```
(At the Computer)
```

```
(At the Keyboard)
RJ11 FEMALE CONNECTOR at the Computer.
RJ11 MALE CONNECTOR at the Keyboard.
```

```
Pin Na
         Di Description
    me
    CG
1
            Chassis
    ND
            ground
2
    KBD ?
            Keyboard
            clock
3
    KBD ?
            Keyboard
            data
         № +5 VDC
    +5V
4
```

Note: Direction is Computer relative Keyboard.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

AT&T 6300 Keyboard Connector



AT&T 6300 Keyboard

(At the Computer) 9 PIN D-SUB ??? at the Computer.

Pin Nam Descriptio е n **DATA** Data 1 2 CLO Clock CK 3 GND Ground 4 **GND** Ground +12V +12 VDC 5 n/c Not 6 connected 7 n/c Not connected 8 n/c Not connected 9 n/c Not connected

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

Internal Diskdrive Connector



Internal Diskdrive

```
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
```

(At the computer & diskdrives)

34 PIN IDC MALE at the computer & diskdrives.

```
Description
Pin Name
             Dir
             NEW
2
                  Density Select
    REDW
    C
                  Reserved
4
    n/c
6
                  Reserved
    n/c
8
    /INDEX
                  Index
             NEW
10
                  Motor Enable A
    MOTE
    Α
12
                  Drive Sel B
    DRVSB
             NEW
                  Drive Sel A
14
    DRVSA
             NEW
                  Motor Enable B
16
    MOTE
    В
             NEW
    /DIR
                  Direction
18
             NEW
    /STEP
                  Step
20
             NEW
22
                  Write Data
    /
    WDAT
    Ε
             NEW
                  Floppy Write
24
    WGAT
                  Enable
    Ε
             NEW
    /TRK00
26
                  Track 0
             NEW
28
    /WPT
                  Write Protect
             NEW
30
                  Read Data
    RDATA
```

32 /SIDE1 NEW Head Select
34 / Disk Change
DSKC
HG

Note: Direction is Computer relative Diskdrive.

Note: All odd pins are GND, Ground.

Note: Can be an Edge-connector on old PC's.

Contributor: <u>Joakim Ögren</u>

Source: ?

8" Floppy Diskdrive Connector



8" Floppy Diskdrive

```
(At the computer)
50 PIN EDGE or IDC at the computer??.
Pin Name Di Description
            Reduced Write Current
2
    RED
    WC
    n/c
4
               Reserved
6
    n/c
               Reserved
8
    n/c
               Reserved
            Disk is two sided
    /FD2S
10
            <sup>№</sup> Disk has been changed/door
12
    /DCG
               open
14
    /SIDE
               Side select
            NEW Door lock
16
    /
    DLOC
    K
    /HLD
               Head load
18
            Index Pulse
20
    /
    INDE
    X
            Ready
22
    READ
    Y
    n/c
24
               Not connected
            Select Drive 1
    /SEL1
26
            Select Drive 2
28
    /SEL2
            Select Drive 3
30
    /SEL3
            Select Drive 4
32
    /SEL4
            Mew Direction
34
    /DIR
            <sup>№₩</sup> Step
36
    /STEP
            ™ Write data
38
    /
    WDAT
```

```
™ Write gate
40 /
    WGAT
            Track 00 (Zero)
    /TR00
42
            Write protect
44
    WPR
    OT
            <sup>№</sup> Read data
46
    RDAT
    Α
48
              Not connected
    n/c
50
    n/c
              Not connected
```

Note: Direction is Computer relative Diskdrive.

Note: All odd pins are GND, Ground.

Contributor: <u>Joakim Ögren</u>, <u>Dennis Painter</u>

Source: ?

This the e-mail address:

dwp@rocketmail.com

Choose this address in your e-mail reader.

Amiga External Diskdrive Connector



Amiga External Diskdrive

```
00000000000
   0000000000
                   (At the Amiga)
23 PIN D-SUB FEMALE at the Amiga.
           Di Description
Pin Nam
    е
            Mark Ready
1
    /RDY
            NEW Disk Read Data
2
    DKR
    D
            <sup>№</sup> Ground
3
    GND
            🚾 Ground
    GND
4
            <sup>№</sup> Ground
    GND
           <sup>№</sup> Ground
6
    GND
            <sup>№</sup> Ground
7
    GND
8
           O Disk Motor Control
    MTR
           \mathsf{C}
    XD
               Select Drive 2
9
    SEL2 C
10
           O Disk Reset
    DRE
           C
    S
11
               Disk Removed From Drive-Latched
    CHN
               Low
    G
            ** +5 Volts DC (250 mA max)
12
    +5V
    /SIDE
            Select Disk Side (0=Upper, 1=Lower)
13
            Disk is Write Protected
14
    /
    WPR
    O
    /TKO
               Drive Head position over Track 0
15
               Disk Write Enable
16
```

```
DKW C
          O Disk Write Data
17 /
    DKW C
    D
18 /
          O Step the Head-Pulse, First low, then
    STEP C high
   DIR
         O Select Head Direction (0=Inner,
19
          C 1=Outer)
          O Select Drive 3
20 /
    SEL3 C
21
         O Select Drive 1
    SEL1 C
22
         O Disk Index Pulse
    INDE C
    X
          +12 Volts DC (160 mA max, 540 mA
23
    +12V
             surge
```

Note: Direction is Computer relative Diskdrive.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

MSX External Diskdrive Connector



MSX External Diskdrive

(At the Computer)
25 PIN D-SUB FEMALE at the Computer.

25 PIN D-50B FEMALE at the Computer.				
Pin	Name	Di Description		
		r		
1	+12V	[№] +12 VDC		
2	+5V	[№] +5 VDC		
3	+5V	[№] +5 VDC		
4	/INDEX	Sector hole passed sensor.		
5	/DSEL1	[№] Drive Select 1		
6	DIR	Direction (0=In, 1=Dir)		
7	/STEP	Moves head 1 step in DIR directio	n.	
8	WRITEDATA	Write Data		
9	/WRITEGATE	Write Gate		
10	/TRACK00	Head is over Track 00 (outermost		
		track)		
11	/	Write protected disk (0=Write		
	WRITEPROT	protected)		
	ECT	Series —		
12		Data read from diskette.		
13		Side Select (0=Side 1, 1=Side 0)		
4.4	SIDESELECT	NEW . 40 V/DO		
	+12V	+12 VDC		
_	+12V	112 100		
_	+5V	.5 100		
	/DSEL1	Select Drive 0		
	/MOTOR READY	Motor On Ready		
20	GND	Ground		
21	GND	Ground		
22	GND	*** Ground		
23	GND	Ground		
24	GND	™ Ground		
		ALC: U		
25	GND			

Note: Direction is Computer relative Diskdrive.

Contributor: <u>Joakim Ögren</u>

Source: Mayer's SV738 X'press I/O map

Amstrad CPC6128 Diskdrive 2 Connector



Amstrad CPC6128 Diskdrive 2

(At the computer)
34 PIN MALE EDGE at the computer.

Pin Name

- 1 READY
- 2 GND
- 3 SIDE 1 SELECT
- 4 GND
- 5 READ DATA
- 6 GND
- 7 WRITE

PROTECT

- 8 GND
- 9 TRACK 0
- 10 **GND**
- 11 WRITE GATE
- 12 **GND**
- 13 WRITE DATA
- 14 **GND**
- 15 STEP
- 16 GND
- 17 DIRECTION

SELECT

- 18 **GND**
- 19 MOTOR ON
- 20 GND
- 21 n/c
- 22 **GND**
- 23 DRIVE SELECT

1

- 24 **GND**
- 25 n/c
- **26 GND**
- 27 INDEX

28 GND

29 n/c

30 GND

31 n/c

32 GND

33 n/c

34 GND

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

Amstrad CPC6128 Plus External Diskdrive Connector



Amstrad CPC6128 Plus External Diskdrive

(At the Computer)
36 PIN D-SUB MALE at the Computer.

Pin	Name	Dir	Descriptio
	,		n
1	n/c	-	Not
			connected
3	n/c	-	Not
			connected
5	n/c	-	Not
			connected
7	NINDE	?	
	X		
9	n/c	-	Not
			connected
11	NDSE	?	
	L1		
13	n/c	-	Not
			connected
15	NMOT	?	
	OR		
17	NDSE	?	
	L		
19	NSTE	HEM	Step head
	Р		
21	NWDA	NEW	Write Data
	TA		
23	NWGA	NEW	Write Gate
	TE		
25	NTK00	NEW	Track 00
27	NWRP	NEW	Write
	Τ		Protect
29	NRDD	NEW	Read Data
	TA		

31 NSIDE ? 1 33 NREA ? DY

35 n/c Not

connected

Note: Direction is Computer relative Diskdrive.

Note: All even pins are GND, Ground.

Contributor: Joakim Ögren, Colin Gaunt

Source: Amstrad 6128 Plus Home Computer Manual

Macintosh External Drive Connector



Macintosh External Drive

(At the Computer)

(At the Diskdrive) 19 PIN D-SUB FEMALE at the Computer.

19 PIN D-SUB MALE at the Diskdrive. Pin Nam Di Description е **CGN** Chassis ground 1 Chassis ground **CGN** 2 D Chassis ground 3 **CGN** D Chassis ground 4 CGN D ** -12 VDC -12V 5 ** +5 VDC 6 +5V ** +12 VDC 7 +12V ** +12 VDC 8 +12V 9 n/c Not connected PWM ? Regulates speed of the drive 10 11 CA₀ ? Control line to send commands to the drive 12 CA₁ ? Control line to send commands to the drive CA2 13 ? Control line to send commands to the drive 14 LST ? Control line to send commands to the RB drive 15 WrR Turns on the ability to write data to the drive eq-Control line to send commands to the 16 HdS drive el

17 Enbl ? Enables the Rd line (else Rd is tristated) 2-

18 Rd □ Data actually read from the drive 19 Wr □ Data actually written to the drive

Note: Direction is Computer relative Diskdrive.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

Atari Floppy Port Connector



Atari Floppy Port

(At the Computer)

(At the Diskdrive)

14 PIN DIN FEMALE at the Computer.

14 PIN DIN MALE at the Diskdrive.

Pin Nam Description

е

1 RD Read Data

2 SIDE Side 0

0 Select

3 GND Ground

4 INDE Index

X

5 SEL0 Drive 0

Select

6 SEL1 Drive 1

Select

7 GND Ground

8 MOT Motor On

OR

9 DIR Direction In

10 STE Step

Р

11 WD Write Data

12 WG Write Gate

13 TRK0 Track 00

0

14 WP Write

Protect

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

SCSI Internal (Single-ended) Connector




36


/BSY

SCSI Internal (Single-ended)

SCSI=Small Computer System Interface.

Based on an original design by Shugart Associates. SCSI was ratified in 1986.





50 PIN IDC MALE at the controller & harddisk.

50 PIN IDC FEMALE at the cable.

```
Pin Nam Di Description
```

е r NEW Data Bus 0 2 DB0 🍽 Data Bus 1 4 DB1 NEW Data Bus 2 6 DB2 NEW Data Bus 3 8 DB3 New Data Bus 4 10 DB4 New Data Bus 5 12 DB5 NEW Data Bus 6 14 DB6 NEW Data Bus 7 16 DB7 New Data Parity (odd 18 PARI ΤY Parity) ^{№₩} Ground 20 **GND** ^{№₩} Ground **GND** 22 [№] Ground 24 **GND Termination Power** 26 **TMP** WR ^{№₩} Ground 28 **GND** ^{№₩} Ground 30 **GND** Attention 32 /ATN [№] Ground 34 **GND**

Busy

```
38 /ACK <sup>№</sup> Acknowledge
```

40 /RST [№] Reset

42 /MSG Message

44 /SEL Select

46 /C/D [№] Control/Data

48 /REQ [№] Request

50 /I/O NEW Input/Output

Note: Direction is Device relative Bus (other Devices).

All odd-numbered pins, except pin 25, are connected to ground. Pin 25 is left open.


Contributor: <u>Joakim Ögren</u>

Source: ?

SCSI Internal (Differential) Connector



SCSI Internal (Differential)



50 PIN IDC MALE at the controller & harddisk.

50 PIN IDC FEMALE at the cable.

```
Pin Name
             Di Description
             r
01
    GND
                Ground
             <sup>№</sup> Ground
02
    GND
             🍽 +Data Bus 0
03
    +DB0
             꾠 -Data Bus 0
04
    -DB0
             🛰 +Data Bus 1
05
    +DB1
             꾠 -Data Bus 1
    -DB1
06
             🛰 +Data Bus 2
07
    +DB2
             꾠 -Data Bus 2
80
    -DB2
             🛰 +Data Bus 3
09
    +DB3
             🎮 -Data Bus 3
10
    -DB3
             🛰 +Data Bus 4
11
    +DB4
             🎮 -Data Bus 4
12
   -DB4
             🛰 +Data Bus 5
13
    +DB5
             -Data Bus 5
14
    -DB5
             🛰 +Data Bus 6
15
    +DB6
             꾠 -Data Bus 6
16
    -DB6
             🍽 +Data Bus 7
17
    +DB7
             🛰 -Data Bus Pariy7
18
    -DB7
             🛰 +Data Bus Parity (odd
19
    +DBP
                Parity)
             🍽 -Data Bus Pariy (odd
20
    -DBP
                Parity)
```

```
21
    DIFFSE ? ???
    NS
             🚾 Ground
22
    GND
23
                Reserved
    res
24
                Reserved
    res
             Termination Power
25
    TERMP
    WR
             Termination Power
    TERMP
26
    WR
27
    res
                Reserved
28
                Reserved
    res
             +Attention
29
    +ATN
             -Attention
30
    -ATN
             <sup>№₩</sup> Ground
31
    GND
             <sup>№</sup> Ground
32
    GND
33
                +Bus is busy
    +BSY
34
    -BSY
                -Bus is busy
             ** +Acknowledge
35
    +ACK
             -Acknowledge
    -ACK
36
             NE₩ +Reset
37
    +RST
             Reset -
38
    -RST
             ™ +Message
39
    +MSG
    -MSG
                -Message
40
             ** +Select
    +SEL
41
             NEW -Select
42
   -SEL
             ** +Control or Data
43
    +C/D
44
    -C/D
                -Control or Data
             ** +Request
45
    +REQ
46
    -REQ
                -Request
             ™ +In/Out
47
    +I/O
48
    -I/O
                -In/Out
                Ground
49
    GND
50
    GND
                Ground
```

Note: Direction is Device relative Bus (other Devices).


Contributor: Joakim Ögren, Karsten Wenke

Source: ?

SCSI External Centronics 50 (Single-ended) Connector



SCSI External Centronics 50 (Single-ended)



50 PIN CENTRONICS FEMALE at the controller & devices.

50 PIN CENTRONICS MALE at the cable.

```
Di Description
Pin
    Nam
    е
           r
1-
    GND
              Ground
25
26
    DB0
              Data Bus 0
           🎮 Data Bus 1
27
    DB1
28
    DB2
              Data Bus 2
29
    DB3
              Data Bus 3
              Data Bus 4
30
    DB4
           🍽 Data Bus 5
31
    DB5
           🍽 Data Bus 6
32
    DB6
33
    DB7
              Data Bus 7
              Data Parity (odd
34
    PARI
    TY
              Parity)
35
    GND
              Ground
36
    GND
              Ground
37
    GND
              Ground
              Termination Power
38
    TMP
    WR
39
    GND
              Ground
    GND
40
              Ground
           Attention
41
    /ATN
42
    n/c
              Not connected
```

/BSY Busy 43 Acknowledge 44 /ACK Reset 45 /RST 46 /MSG Message NEW Select 47 /SEL Control/Data 48 /C/D

49 /REQ [№] Request 50 /I/O New Input/Output

Note: Direction is Device relative Bus (other Devices).


Contributor: Joakim Ögren

Source: ?

SCSI External Centronics 50 (Differential) Connector



SCSI External Centronics 50 (Differential)



50 PIN CENTRONICS FEMALE at the controller & devices.

```
50 PIN CENTRONICS MALE at the cable.
             Di Description
Pin Name
             r
01
    GND
                Ground
             🛰 +Data Bus 0
02
    +DB0
             🛰 +Data Bus 1
03
    +DB1
             🍽 +Data Bus 2
    +DB2
04
             🛰 +Data Bus 3
    +DB3
05
             🍽 +Data Bus 4
06
    +DB4
             🛰 +Data Bus 5
07
    +DB5
             🍽 +Data Bus 6
80
    +DB6
             🛰 +Data Bus 7
09
    +DB7
10
    +DBP
                +Data Bus Parity (odd
                Parity)
11
    DIFFSE
                ???
    NS
12
                 Reserved
    res
    TERMP
13
                Termination Power
    WR
14
                 Reserved
    res
             +Attention
15
    +ATN
             <sup>№</sup> Ground
16
    GND
             ** +Bus is busy
    +BSY
17
18
    +ACK
                +Acknowledge
```

```
*** +Reset
19
    +RST
                +Message
20
    +MSG
             ** +Select
21
    +SEL
22
    +C/D
                +Control or Data
23
    +REQ
                +Request
             <sup>№₩</sup> +In/Out
24
    +I/O
             <sup>№₩</sup> Ground
25
    GND
26
    GND
                 Ground
27
    -DB0
                -Data Bus 0
             Per -Data Bus 1
28
    -DB1
             꾠 -Data Bus 2
29
   -DB2
30
    -DB3
                -Data Bus 3
             NEW -Data Bus 4
31
    -DB4
             -Data Bus 5
32
   -DB5
33
                -Data Bus 6
    -DB6
                -Data Bus Pariy7
34
    -DB7
             Pariy (odd
35
    -DBP
                 Parity)
             <sup>№₩</sup> Ground
36
    GND
37
                 Reserved
    res
             Termination Power
38
    TERMP
    WR
39
    res
                 Reserved
             -Attention
40
    -ATN
             <sup>№₩</sup> Ground
41
    GND
42
    -BSY
                -Bus is busy
43
    -ACK
                -Acknowledge
             -Reset
   -RST
44
             ™ -Message
45
    -MSG
             -Select
   -SEL
46
                -Control or Data
47
    -C/D
                -Request
48
    -REQ
49
    -I/O
                -In/Out
                Ground
50
    GND
```

Note: Direction is Device relative Bus (other Devices).


Contributor: Joakim Ögren, Karsten Wenke

Source: ?


SCSI-II External Hi D-Sub (Single-ended) Connector



SCSI-II External Hi D-Sub (Single-ended)



(At the controller & devices).



(To the cable).

50 PIN HI-DENSITY D-SUB FEMALE at the controller & devices. 50 PIN HI-DENSITY D-SUB MALE at the cable.

Pin Nam Di Description

	е	r
1-	GND	[№] Ground
25		
26	DB0	New Data Bus 0
27	DB1	New Data Bus 1
28	DB2	🍽 Data Bus 2
29	DB3	NEW Data Bus 3
30	DB4	NEW Data Bus 4
31	DB5	🍽 Data Bus 5
32	DB6	New Data Bus 6
33	DB7	🍽 Data Bus 7
34	PARI	™ Data Parity (odd
	ΤΥ	Parity)
35	GND	[№] Ground
36	GND	[№] Ground
37	GND	^{№₩} Ground
38	TMP	Termination Power
	WR	
39	GND	[№] Ground
40	GND	🤲 Ground
41	/ATN	*** Attention
42	n/c	 Not connected
43	/BSY	[№] Busy

44 /ACK Acknowledge 45 /RST Reset

46 /MSG Message

47 /SEL Select

48 /C/D [™] Control/Data

49 /REQ [№] Request

50 /I/O New Input/Output

Note: Direction is Device relative Bus (other Devices).


Contributor: Joakim Ögren

Source: ?

SCSI-II External Hi D-Sub (Differential) Connector



SCSI-II External Hi D-Sub (Differential)



(At the controller & devices).



(To the cable).

50 PIN HI-DENSITY D-SUB FEMALE at the controller & devices. 50 PIN HI-DENSITY D-SUB MALE at the cable.

Pin Name Di Description [№] Ground 01 **GND** 🛰 +Data Bus 0 02 +DB0 🎮 +Data Bus 1 03 +DB1 🛰 +Data Bus 2 04 +DB2 🛰 +Data Bus 3 05 +DB3 🛰 +Data Bus 4 06 +DB4 🛰 +Data Bus 5 07 +DB5 [№] +Data Bus 6 80 +DB6 🛰 +Data Bus 7 09 +DB7 🛰 +Data Bus Parity (odd 10 +DBP Parity) 11 ??? DIFFSE NS 12 res Reserved 13 **Termination Power TERMP** WR 14 res Reserved +Attention 15 +ATN 16 **GND** Ground ** +Bus is busy 17 +BSY ** +Acknowledge 18 +ACK *** +Reset 19 +RST

```
20
    +MSG
                +Message
21
    +SEL
                +Select
             ► +Control or Data
22
    +C/D
23
    +REQ
                +Request
24
    +I/O
                +In/Out
25
    GND
                Ground
26
    GND
                Ground
27
    -DB0
                -Data Bus 0
28
   -DB1
                -Data Bus 1
                -Data Bus 2
29
    -DB2
   -DB3
30
                -Data Bus 3
31
    -DB4
                -Data Bus 4
32
   -DB5
                -Data Bus 5
             꾠 -Data Bus 6
33
   -DB6
34
                -Data Bus Pariy7
    -DB7
                -Data Bus Pariy (odd
35
    -DBP
                Parity)
             <sup>№₩</sup> Ground
36
    GND
37
                Reserved
    res
             Termination Power
38
    TERMP
    WR
39
                Reserved
    res
             -Attention
40
    -ATN
41
    GND
                Ground
42
    -BSY
                -Bus is busy
43
    -ACK
                -Acknowledge
44
    -RST
                -Reset
45
   -MSG
                -Message
46
    -SEL
                -Select
             -Control or Data
    -C/D
47
                -Request
48
    -REQ
49
    -I/O
                -In/Out
50
    GND
                Ground
```

Note: Direction is Device relative Bus (other Devices).

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

SCSI External D-Sub (Future Domain) Connector



SCSI External D-Sub (Future Domain)

Seems to be available on some Future Domain SCSI-controllers only.

(At the controller)

(At the cable)
25 PIN D-SUB FEMALE at the controller.
25 PIN D-SUB MALE at the cable.

Di Description Pin Nam e r [№] Ground 1 **GND** 2 DB1 Data Bus 1 New Data Bus 3 3 DB3 New Data Bus 5 4 DB5 New Data Bus 7 5 DB7 ^{№₩} Ground 6 **GND** Select 7 /SEL ^{№₩} Ground 8 **GND** Termination 9 **TMP** WR Power Reset 10 /RST Control/Data 11 C/D NEW Input/Output 12 I/O **Ground** 13 **GND** New Data Bus 0 14 DB0 15 DB2 Data Bus 2 16 DB4 Data Bus 4 17 DB6 Data Bus 6 18 **PARI Data Parity** TY GND 19 Ground /ATN 20 Attention 21 Message /MSG 22 Acknowledge /ACK 23 BSY Busy

24 /REQ Request 25 GND Fround

Note: Direction is Device relative Bus (other Devices).

Contributor: <u>Joakim Ögren</u> Source: <u>TheRef TechTalk</u>

This is the URL for the WWW page: http://theref.c3d.rl.af.mil
Open this address in your WWW browser.

SCSI External D-Sub (PC/Amiga/Mac) Connector



SCSI External D-Sub (PC/Amiga/Mac)

(At the controller)

(At the cable)

25 PIN D-SUB FEMALE at the controller.

25 PIN D-SUB MALE at the cable.

Pin Nam Di Description е r 1 /REQ Request 2 /MSG Message ™ Input/Output 3 I/O Reset /RST 4 Acknowledge 5 /ACK [№] Busy 6 BSY ™ Ground 7 **GND** № Data Bus 0 8 DB0 ^{№₩} Ground 9 **GND** NEW Data Bus 3 10 DB3 New Data Bus 5 11 DB5 NEW Data Bus 6 12 DB6 NEW Data Bus 7 13 DB7 [№] Ground 14 **GND** Control/Data 15 C/D [№] Ground **GND** 16 *** Attention /ATN 17 Round Ground 18 **GND** Select 19 /SEL 20 **Data Parity** PARI TY 21 DB1 Data Bus 1 22 DB2 Data Bus 2 🍽 Data Bus 4 23 DB4 [№] Ground 24 **GND** 25 **Termination TMP**

WR Power

Note: Direction is Device relative Bus (other Devices).

Contributor: <u>Joakim Ögren</u>

Source: ?

Novell and Procomp External SCSI Connector



Novell and Procomp External SCSI

This interface is nowadays considered obsolete.

(At the controller)

37 PIN D-SUB FEMALE at the controller.

Pin	Name	Di	Description
		r	
1	GND	NEW	Ground
2	GND	NEW	Ground
3	GND	NEW	Ground
4	GND	NEW	Ground
5	GND	NEW	Ground
6	GND	NEW	Ground
7	GND	NEW	Ground
8	GND	NEW	Ground
9	GND	NEW	Ground
10	GND	NEW	Ground
11	GND	NEW	Ground
12	GND	NEW	Ground
13	GND	NEW	Ground
14	GND	NEW	Ground
15	GND	NEW	Ground
16	GND	NEW	Ground
17	GND	NEW	Ground
18	GND	NEW	Ground
19	TERMP	NEW	Termination
	WR		Power
20	/DB0	NEW	Data Bus 0
21	/DB1	NEW	Data Bus 1
22	/DB2	NEW	Data Bus 2
23	/DB3	NEW	Data Bus 3
24	/DB4	NEW	Data Bus 4
25	/DB5	NEW	Data Bus 5
26	/DB6	NEW	Data Bus 6
27	/DB7	NEW	Data Bus 7

28	/DBP	^{№₩} Data Bus
		Parity
29	/ATN	*** Attention
30	/BSY	[№] Busy
31	/ACK	Acknowledge
32	/RST	Reset
33	/MSG	Message
34	/SEL	Select Select
35	/C/D	Control/Data
36	/REQ	Request
37	/I/O	™ Input/Output
	5	D :

Note: Direction is Device relative Bus (other Devices).

Contributor: <u>Joakim Ögren</u>, <u>Randy Hoffman</u>

Source: Black Box Corporation, FaxBack document for SCSI

This the e-mail address: runtime@borg.pulsenet.com Choose this address in your e-mail reader.

IDE Internal Connector




IDE Internal


IDE=Integrated Drive Electronics.

Developed by Compaq and Western Digital.

Newer version of IDE goes under the name ATA=AT bus Attachment.



(At the controller & peripherals)



(At the cable)

40 PIN IDC MALE at the controller & peripherals.

40 PIN IDC FEMALE at the cable.

Pin Name Di Description

		r
1	/RESET	Reset
2	GND	[№] Ground
3	DD7	NEW Data 7
4	DD8	[№] Data 8
5	DD6	NEW Data 6
6	DD9	New Data 9
7	DD5	New Data 5
8	DD10	New Data 10
9	DD4	NEW Data 4
10	DD11	New Data 11
11	DD3	[№] Data 3
12	DD12	NEW Data 12
13	DD2	NEW Data 2
14	DD13	New Data 13
15	DD1	🍽 Data 1
16	DD14	[№] Data 14
17	DD0	NEW Data 0
18	DD15	™ Data 15
19	GND	[™] Ground

```
KEY
                 Key
20
    n/c
                 Not connected
21
    GND
22
                 Ground
23
   /IOW
                 Write Strobe
   GND
24
                 Ground
25
                 Read Strobe
   /IOR
26
    GND
                 Ground
27
   IO CH
    RDY
              Address Latch
28
    ALE
                 Enable
29
    n/c
                 Not connected
              <sup>№₩</sup> Ground
30
    GND
31
   IRQR
                Interrupt Request
                 IO ChipSelect 16
32
   /IOCS16
              Address 1
33
    DA1
34
    n/c
                 Not connected
35
                 Address 0
    DA0
36
    DA2
                 Address 2
37
                 (1F0-1F7)
    /
    IDE_CS0
              (3F6-3F7)
38
    IDE CS1
              Led driver
39
    /ACTIVE
              <sup>№</sup> Ground
40
    GND
```

Note: Direction is Controller relative Devices (Harddisks).

Contributors: <u>Joakim Ögren</u>, <u>Dan Williams</u>

Source: ?

This the e-mail address:

dan_williams@sunshine.net

Choose this address in your e-mail reader.


ATA Internal Connector




ATA Internal

ATA=AT bus Attachment...

Developed by Western Digital, Conner & Seagate ?.



(At the controller & peripherals)



(At the cable)

40 PIN IDC MALE at the controller & peripherals.

40 PIN IDC FEMALE at the cable.

Di Description Pin Name r /RESET 1 Reset

- 2 **GND** Ground
- 3 DD7 Data 7
- 4 DD8 Data 8
- 🎮 Data 6 5 DD6 6 DD9 Data 9
- 7 DD5 Data 5
- 🍽 Data 10 8 **DD10**
- 꾠 Data 4 9 DD4
- 10 **DD11** Data 11
- 11 DD3 Data 3
- 12 **DD12** Data 12
- [№] Data 2 13 DD2
- **DD13** Data 13 14
- 15 DD1 Data 1
- 🍽 Data 14 **DD14** 16 17 DD0 Data 0
- 18 **DD15** Data 15
- 19 **GND** Ground
- Key (Pin missing) **KEY** 20

21	DMARQ	? DMA Request
22	GND	Ground .
23	/DIOW	[№] Write Strobe
24	GND	[№] Ground
25	/DIOR	Read Strobe
26	GND	[№] Ground
27	IORDY	[№] I/O Ready
28	SPSYNC:C	? Spindle Sync or Cable
	SEL	Select
29	/DMACK	? DMA Acknowledge
30	GND	[№] Ground
31	INTRQ	™ Interrupt Request
32	/IOCS16	? IO ChipSelect 16
33	DA1	Address 1
34	PDIAG	? Passed Diagnositcs
35	DA0	Address 0
36	DA2	^{№₩} Address 2
37	/IDE_CS0	^{№₩} (1F0-1F7)
38	/IDE_CS1	NEW (3F6-3F7)
39	/ACTIVE	Led driver
40	GND	^{№₩} Ground
Mat	o: Direction is Co	strollar ralativa Daviana (Harddiale

Note: Direction is Controller relative Devices (Harddisks).

Contributor: <u>Joakim Ögren</u>

Source: ?


ATA (44) Internal Connector



ATA (44) Internal

ATA=AT bus Attachment.

This connector is mostly used for 2.5" internal harddisks. See <u>ATA</u> for pin 1-40.



44 PIN IDC (0.75") MALE at the controller & peripherals.

44 PIN IDC (0.75") FEMALE at the cable.

Pin Na Di Description

Note: Direction is Controller relative Devices (harddisks).

Contributor: Joakim Ögren

Source: ?

ESDI Connector





ESDI

ESDI=Enhanced Small Device Interface.

Developed by Maxtor in the early 1980's as an upgrade and improvement to the ST506 design.

(At the controller)





(At the harddisk)

- 34 PIN IDC MALE at the Controller.
- 20 PIN IDC MALE at the Controller.
- 34 PIN IDC FEMALE at the Harddisk.
- 20 PIN IDC FEMALE at the Harddisk.

Control connector

Pin	Na	Description
	me	
2		Head Sel 3
4		Head Sel 2
6		Write Gate
8		Config/Stat Data
10		Transfer
		Acknowledge
12		Attention
14		Head Sel 0
16		Sect/Add MK
		Found
18		Head Sel 1
20		Index

22	Ready
24	Transfer Request
26	Drive Sel 1
28	Drive Sel 2
30	Drive Sel 3
32	Read Gate
34 34	Command Data

Note: All odd are GND, Ground.

Data connector

Pin	Na me	Description
1		Drive Selected
2		Sect/Add MK Found
3		Seek Complete
4		Address Mark Enable
5		(reserved, for step mode)
6	GN	Ground
•	D	Ground
7		Write Clock+
8		Write Clock-
9		Cartridge Changed
10		Read Ref Clock+
11		Read Ref Clock-
12	GN D	Ground
13		NRZ Write Data+
14		NRZ Write Data-
15	GN D	Ground
16	GN D	Ground
17		NRZ Read Data+
18		NRZ Read Data-
19	GN	Ground
	D	

20 GN Ground D

Contributor: Joakim Ögren

Source: ?

ST506/412 Connector




ST506/412


Developed by Seagate.

Also known as MFM or RLL since these are the encoding methods used to store data. Seagate originally developed it to support their ST506 (5 MB) and ST412 (10 MB) drives.

The first drives used an encoding method called MFM (Modified Frequency Modulation). Later a new encoding method was developed, RLL (Run Length Limited). RLL had the advantage that it was possible to store 50% more with it. But it required better drives. This is almost never an problem. Often called 2,7 RLL because the recording scheme involves patterns with no more than 7 successive zeros and no less than two.

(At the controller)





34 PIN IDC MALE at the Controller.

20 PIN IDC MALE at the Controller.

34 PIN IDC FEMALE at the Harddisk.

20 PIN IDC FEMALE at the Harddisk.

Control connector

Pin	Na	Description
	me	
2		Head Sel 8
4		Head Sel 4
6		Write Gate
8		Seek
		Complete
10		Track 0
12		Write Fault

14		Head Sel 1
16	RES	(reserved)
18		Head Sel 2
20		Index
22		Ready
24		Step
26		Drive Sel 1
28		Drive Sel 2
30		Drive Sel 3
32		Drive Sel 4
34		Direction In
Note	: All ode	d pins are GND, Ground.

Data connector

Pin	Na me	Description
1		Drive
		Selected
2	GN D	Ground
3	RES	(reserved)
4	GN	Ground
5	D RES	(reserved)
6	GN D	Ground
7	RES	(reserved)
8	GN D	Ground
9	RES	(reserved)
10	RES	(reserved)
11	GN D	Ground
12	GN D	Ground
13	ט	Write Data+
14		Write Data-
		= 4.6

```
15 GN Ground
D
16 GN Ground
D
17 Read Data+
18 Read Data-
19 GN Ground
D
20 GN Ground
D
```

Contributor: Joakim Ögren

Source: ?

Paravision SX-1 External IDE Connector



Paravision SX-1 External IDE

Paravision was formerly Microbotics.

(At the controller)

37 PIN D-SUB FEMALE at the controller.

Pin	Name	Description
1	/IDE-	Drive Reset
	RESET	
2	D0	Data bit 0
3	D2	Data bit 2
4	D4	Data bit 4
5	D6	Data bit 6
6	GND	Ground
7	D8	Data bit 8
8	D10	Data bit 10
9	D12	Data bit 12
10	D14	Data bit 14
11	GND	Ground
12	GND	Ground
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	+5V	5V Power
19	+5V	5V Power
20	GND	Ground
21	D1	Data bit 1
22	D3	Data bit 3
23	D5	Data bit 5
24	D7	Data bit 7
25	GND	Ground
26	D9	Data bit 9
27	D11	Data bit 11
28	D13	Data bit 13

29	D15	Data bit 15
23		
30	/IOW	I/O Write
31	/IOR	I/O Read
32	IDE-IRQ	Interrupt
		Request
33	IDE-A2	Address bit 2
34	IDE-A1	Address bit 1
35	IDE-A0	Address bit 0
36	/BICS1	Chip Select 1
37	/BICS0	Chip Select 0

Contributor: <u>Joakim Ögren</u>

Source: <u>SX-1 External IDE connector</u>, usenet posting by <u>Mike Pinso</u> at Paravision.

This the e-mail address:
microbotics1@bix.com
Choose this address in your e-mail reader.

Mitsumi CD-ROM Connector



Mitsumi CD-ROM

(at the controller & CD-ROM)

(at the cable.)
40 PIN IDC MALE at the controller & CD-ROM.
40 PIN IDC FEMALE at the cable.

Description Pin Na me *A0* Address Bit 0 1 2 GN Ground D A1 3 Address Bit 1 4 GN Ground D 5 n/c Not connected GN Ground D Not connected 7 n/c GN Ground 8 D n/c 9 Not connected 10 GN Ground D Not connected 11 n/c 12 GN Ground D INT Interrupt 13 14 GN Ground D RE Data request For DMA 15 Q GN 16 Ground ACK Data Acknowledge For

		DMA
18	GN	Ground
	D	
19	RE	Read Enable
20	GN	Ground
21	D WE	Write Enchla
21 22	WE GN	Write Enable Ground
22	D	Ground
23	ΕN	Bus Enable
24	GN	Ground
	D	
25	DB0	Data Bit 0
26	GN	Ground
	D	
27	DB1	
28	GN	Ground
20	D	Deta Dit o
29 30	DB2	Data Bit 2 Ground
30	GN D	Ground
31	_	Data Bit 3
32	GN	Ground
-	D	C. C. C
33	DB4	Data Bit 4
34	GN	Ground
	D	
35	_	Data Bit 5
36	GN	Ground
07	D	D (D'()
37	DB6	
38	GN	Ground
39	D DR7	Data Bit 7
<i>40</i>	GN	Ground
1 0	D	Cround

Contributor: Keith Solomon

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

This the e-mail address:

zarathos@thorn.bluedream.com

Choose this address in your e-mail reader.

Panasonic CD-ROM Connector



19

20

21

GND Ground

GND Ground

CD-Status Bit 1

ST1

Panasonic CD-ROM

(at the controller & CD-ROM)

(at the cable.) 40 PIN IDC MALE at the controller & CD-ROM. 40 PIN IDC FEMALE at the cable. Pin Nam Description е GND Ground 1 RES 2 CD-Reset ET 3 GND Ground GND Ground 4 5 GND Ground MOD Operation Mode Bit 6 E0 7 GND Ground MOD Operation Mode Bit 8 E1 1 GND Ground 9 WRIT CD-Write 10 Ε 11 GND Ground 12 REA CD-Read D GND Ground 13 ST0 CD-Status Bit 0 14 15 GND Ground 16 n/c No Connection 17 GND Ground 18 n/c No Connection

```
ΕN
22
         CD-Data Enable
23
   GND
         Ground
24
   ST2
         CD-Status Bit 2
25
   GND Ground
   S/DE CD-Status/Data
26
         Enable
   GND
         Ground
27
28
   ST3
         CD-Status Bit 3
29 GND ground
30
   GND
         ground
31
   D7
         CD-Data 7
32
   D6
         CD-Data 6
33
   GND ground
34
   D5
         CD-Data 5
35
         CD-Data 4
   D4
   D3
         CD-Data 3
36
37
   GND ground
38
   D2
         CD-Data 2
39
         CD-Data 1
   D1
         CD-Data 0
40
   D0
```

Contributor: Keith Solomon


Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

Sony CD-ROM Connector



Sony CD-ROM

(at the controller & CD-ROM)



34 PIN IDC MALE at the controller & CD-ROM.

34 PIN IDC FEMALE at the cable.

Pin Nam Description

е

- 1 RES Reset
 - ET
- 2 GND Ground
- 3 DB7 Data Bit 7
- 4 GND Ground
- 5 DB6 Data Bit 6
- 6 GND Ground
- 7 DB5 Data Bit 5
- 8 GND Ground
- 9 DB4 Data Bit 4
- 10 GND Ground
- 11 DB3 Data Bit 3
- 12 GND Ground
- 13 DB2 Data Bit 2
- 14 GND Ground
- 15 DB1 Data Bit 1
- 16 GND Ground
- 17 DB0 Data Bit 0
- 18 GND Ground
- 19 WE Write Enable
- 20 GND Ground
- 21 RE Read Enable
- 22 GND Ground
- 23 ACK Data Acknowledge For

DMA

- 24 GND Ground
- 25 REQ Data Request For DMA
- 26 GND Ground
- 27 INT Interrupt
- 28 GND Ground
- 29 A1 Address Bit 1
- 30 GND Ground
- 31 A0 Address Bit 0
- 32 GND Ground
- 33 EN Bus Enable
- 34 GND Ground

Contributor: Keith Solomon

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

C64 Cassette Connector



C64 Cassette

(At the computer) 6 PIN MALE EDGE at the computer.

Pin Nam Di Description

е r A-1 GND Ground ► +5 Volts DC B-2 +5V C-3 MOT Cassette Motor OR ™ Cassette D-4 REA Read E-5 WRIT Cassette Ε Write F-6 SEN Cassette

Sense Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren, Arwin Vosselman

Source: Commodore 64 Programmer's Reference Guide

Please send any comments to Joakim Ögren.

SE

C16/C116/+4 Cassette Connector



C16/C116/+4 Cassette

Availble on the Commodore C16, C116 and +4 computers.



7

(At the computer)

7 PIN MINI-DIN FEMALE at the computer.

Pin Nam Di Description

е [№] Ground 1 **GND** ► +5 Volts DC 2 +5V [№] Cassette 3 MOT OR Motor [№] Cassette REA 4 D Read WRIT ** Cassette 5

E Write

6 SEN [№] Cassette

SE Sense GND ^{NEW} Ground

Note: Direction is Computer relative Cassette.

Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u>

Source: SAMS Computerfacts CC8 Commodore 16.

CoCo Cassette Connector



CoCo Cassette

Available on the Tandy/Radio Shack Color Computer (CoCo).

(At the CoCo)

UNKNOWN CONNECTOR at the CoCo.

Pin Descripti

on

1 Motor

Relay

- 2 Ground
- 3 Motor

Relay

- 4 Signal
 - linput

5 Signal

Ouput

Contributor: Joakim Ögren

Source: <u>Tandy Color Computer FAQ</u> at <u>Video Game Advantage's homepage</u>

MSX Cassette Connector



MSX Cassette

(At the computer)

(At the cassette cable)
8 PIN DIN (DIN45326) FEMALE at the computer.
8 PIN DIN (DIN45326) MALE at the cassette cable.

Pin Name Di Description

1 **GND** Ground 2 **GND** Ground 3 **GND** Ground **CMTO** Sount Output 4 UT Sound Input 5 **CMTI** Ν Remote control (from REM+ 6 relay) REM-Remote control (from relay) Ground **GND** 8

Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map

Spectravideo SVI318/328 Cassette Connector



Spectravideo SVI318/328 Cassette

(At the computer)

7 PIN FEMALE EDGE CONNECTOR at the computer.

Pin Nam Description

е

1 12v Power 100mA

2 CAS Cassette data

R read

3 CAS Cassette data

W write

4 AUDI Cassette audio

C

5 GND System ground

6 *ME*

7 REA System Ready DY

Contributer: Rob Gill

Source: SVI mk II user manual

Amstrad CPC6128 Tape Connector



Amstrad CPC6128 Tape

(At the computer) 5 PIN DIN 180° (DIN41524) FEMALE at the computer.

Pin Name

- 1 REMOTE SWITCH
- 2 GND
- 3 REMOTE SWITCH
- 4 DATA IN
- 5 DATA OUT

Contributor: Joakim Ögren, Agnello Guarracino


Source: Amstrad CPC6128 User Instructions Manual

30 pin SIMM Connector



30 pin SIMM

SIMM=Single Inline Memory Module.



(At the computer)

30 PIN SIMM at the computer.

Pin Nam Description

е

- 1 VCC +5 VDC
- 2 / Column Address
 - CAS Strobe
- 3 DQ0 Data 0
- 4 A0 Address 0
- 5 A1 Address 1
- 6 DQ1 Data 1
- 7 A2 Address 2
- 8 A3 Address 3
- 9 GN Ground

D

- 10 DQ2 Data 2
- 11 A4 Address 4
- 12 A5 Address 5
- 13 DQ3 Data 3
- 14 A6 Address 6
- 15 A7 Address 7
- 16 DQ4 Data 4
- 17 A8 Address 8
- 18 A9 Address 9
- 19 A10 Address 10
- 20 DQ5 Data 5
- 21 /WE Write Enable
- 22 GN Ground

D
23 DQ6 Data 6
24 n/c Not connected
25 DQ7 Data 7
26 QP Data Parity Out
27 / Row Address
RAS Strobe
28 / Something
CAS Parity ????
P
29 DP Data Parity In
30 VCC +5 VDC

Note: SIMM above is a 4MBx9. QP & DP is N/C on SIMMs without parity. A9 is N/C on 256kB. A10 is N/C on 256kB & 1MB.

Contributor: Joakim Ögren


Source: comp.sys.ibm.pc.hardware.* FAQ Part 4, maintained by Ralph Valentino

72 pin SIMM Connector



72 pin SIMM

SIMM=Single Inline Memory Module



(At the computer)

72 PIN SIMM at the computer.

Pin	Non-	Pari	Description
	Parity	ty	
1	VSS		Ground
2	DQ0	DQ0	Data 0
3	DQ18	<i>DQ1</i> 8	Data 18
4	DQ1	DQ1	Data 1
5	DQ19	DQ1 9	Data 19
6	DQ2	DQ2	Data 2
7	DQ20	DQ2 0	Data 20
8	DQ3	DQ3	Data 3
9	DQ21	DQ2 1	Data 21
10	VCC	VC C	+5 VDC
11	n/c	n/c	Not connected
12	A0	<i>A0</i>	Address 0
13	A1	A1	Address 1
14	A2	A2	Address 2
15	A3	<i>A3</i>	Address 3
16	A4	A4	Address 4
17	A5	A5	Address 5
18	A6	A6	Address 6

```
19 A10
           A10 Address 10
20 DQ4
           DQ4 Data 4
21 DQ22
            DQ2 Data 22
            2
22 DQ5
            DQ5 Data 5
23
   DQ23
            DQ2 Data 23
            3
24 DQ6
            DQ6 Data 6
25 DQ24
            DQ2 Data 24
            4
26 DQ7
            DQ7 Data 7
27 DQ25
            DQ2 Data 25
            5
28 A7
            A7 Address 7
29 A11
            A11 Address 11
   VCC
                +5 VDC
30
            VC
            C
31
   A8
            A8
                Address 8
   A9
32
            A9
               Address 9
                Row Address Strobe 3
33 /RAS3
            /
            RAS
            3
                Row Address Strobe 2
34 /RAS2
            /
            RAS
            2
35 n/c
            PQ2 Parity 26 (3rd)
            6
36 n/c
            PQ8 Parity 8 (1st)
37
            PQ1 Parity 26 (3rd)
   n/c
38 n/c
            PQ3 Parity 35 (4th)
            5
39 VSS
            VSS Ground
40 /CAS0
                 Column Address
            CAS Strobe 0
41 /CAS2
                Column Address
            /
```

```
CAS Strobe 2
42 /CAS3
                Column Address
            CAS Strobe 3
            3
            /
43 /CAS1
                Column Address
            CAS Strobe 1
44 /RAS0
           /
                Row Address Strobe 0
            RAS
            0
           /
                Row Address Strobe 1
45 /RAS1
            RAS
            1
46 n/c
            n/c Not connected
47
   /WE
           /WE Read/Write
48
   n/c
            n/c Not connected
           DQ9 Data 9
49
   DQ9
50
   DQ27
           DQ2 Data 27
            7
   DQ10
            DQ1 Data 10
51
52
   DQ28
            DQ2 Data 28
53
   DQ11
            DQ1 Data 11
54 DQ29
            DQ2 Data 29
   DQ12
55
            DQ1 Data 12
56
   DQ30
            DQ3 Data 30
            0
            DQ1 Data 13
57 DQ13
            3
58 DQ31
            DQ3 Data 31
59 VCC
            VC
               +5 VDC
```

```
C
60 DQ32
            DQ3 Data 32
            DQ1 Data 14
61
   DQ14
            4
62
   DQ33
            DQ3 Data 33
   DQ15
            DQ1 Data 15
63
            5
   DQ34
            DQ3 Data 34
64
            4
   DQ16
            DQ1 Data 16
65
66
   n/c
            n/c
                Not connected
67
   PD1
            PD1 Presence Detect 1
   PD2
68
            PD2 Presence Detect 2
69 PD3
            PD3 Presence Detect 3
70
   PD4
            PD4 Presence Detect 4
71
   n/c
            n/c Not connected
   VSS
            VSS Ground
72
Size:
PD2 PD Size
     1
    GN 4 or 64
GN
D
    D
        MB
    NC 2 or 32
GN
```

D MB NC NC 8 MB

D NC

Accesstime:

PD4 PD Accessti

MB

GN 1 or 16

3 *me*

GN GN 50, 100

D D ns GN NC 80 ns D NC GN 70 ns D NC NC 60 ns

Notes: A9 is a N/C on 256k and 512k modules. A10 is a N/C on 256k, 512k, 1M and 4M modules. RAS1/RAS3 are N/C on 256k, 1M and 4M modules.

Contributor: <u>Joakim Ögren</u>, <u>Mark Brown</u>, <u>Karsten Wenke</u>

Source: Various productsheets at IBM Memory Products

This the e-mail address:

bugman@total.net

Choose this address in your e-mail reader.


This is the URL for the WWW page: http://www.chips.ibm.com/products/memory/ Open this address in your WWW browser.

72 pin ECC SIMM Connector



72 pin ECC SIMM

SIMM=Single Inline Memory Module ECC=Error Correcting Code.



(At the computer)

72 PIN SIMM at the computer.

12 1 II Givini at the compater.			
Pin	EC	Optimiz	Description
	C	ed	
1	VSS	VSS	Ground
2	DQ0	DQ0	Data 0
3	DQ1	DQ1	Data 1
4	DQ2	DQ2	Data 2
5	DQ3	DQ3	Data 3
6	DQ4	DQ4	Data 4
7	DQ5	DQ5	Data 5
8	DQ6	DQ6	Data 6
9	DQ7	DQ7	Data 7
10	VC	VCC	+5 VDC
	С		
11	PD5	PD5	Presence Detect 5
12	<i>A0</i>	A0	Address 0
13	A1	A1	Address 1
14	A2	A2	Address 2
15	<i>A3</i>	A3	Address 3
16	A4	A4	Address 4
17	A5	A5	Address 5
18	A6	A6	Address 6
19	n/c	n/c	Not connected
20	DQ8	DQ8	Data 8
21	DQ9	DQ9	Data 9
22	DQ1	DQ10	Data 10

```
0
23 DQ1 DQ11
             Data 11
24
   DQ1 DQ12
              Data 12
   2
   DQ1 DQ13
25
               Data 13
26 DQ1 DQ14
               Data 14
   4
   DQ1 DQ15
27
               Data 15
   5
28 A7 A7
              Address 7
29
   DQ1 DQ16
               Data 16
   6
   VC
       VCC
30
               +5 VDC
   C
   A8
31
       A8
               Address 8
32
   A9
       A9
               Address 9
      n/c
33
   n/c
               Not connected
34
               Row Address Strobe 1
  /
       /RAS1
   RAS
   1
   DQ1 DQ17
              Data 17
35
36
   DQ1 DQ18
               Data 18
   8
   DQ1 DQ19
37
               Data 19
38
   DQ2 DQ20
               Data 20
39
   VSS VSS
              Ground
40 / /CAS0
              Column Address
   CAS
               Strobe 0
   0
   A10 A10
41
               Address 10
42 A11 A11
               Address 11
43 /
       /CAS1
               Column Address
```

```
CAS
           Strobe 1
   1
44 / /RASO Row Address Strobe 0
   RAS
45 / /RAS1 Row Address Strobe 1
   RAS
   1
46 DQ2 DQ21 Data 21
   1
  /WE /WE
             Read/Write
47
48
  /
       /ECC
   EC
   C
49 DQ2 DQ22 Data 22
   2
50 DQ2 DQ23 Data 23
51 DQ2 DQ24
             Data 24
52 DQ2 DQ25 Data 25
   5
53 DQ2 DQ26 Data 26
54 DQ2 DQ27
             Data 27
55 DQ2 DQ28
             Data 28
56
   DQ2 DQ29 Data 29
57 DQ3 DQ30
             Data 30
   0
58 DQ3 DQ31
              Data 31
  VC VCC
59
              +5 VDC
   DQ3 DQ32
              Data 32
60
```

```
61
   DQ3 DQ33
                 Data 33
62
   DQ3 DQ34
                 Data 34
    4
63
   DQ3 DQ35
                 Data 35
    5
   n/c
        DQ36
                 Data 36
64
65
        DQ37
                 Data 37
   n/c
        DQ38
                 Data 38
66
   n/c
67
   PD1 PD1
                 Presence Detect 1
68
   PD2 PD2
                 Presence Detect 2
69
   PD3 PD3
                 Presence Detect 3
70
   PD4 PD4
                 Presence Detect 4
                 Data 39
   n/c
        DQ39
71
    VSS VSS
                 Ground
72
```

Contributor: Joakim Ögren

Source: Various productsheets at <u>IBM Memory Products</u>

72 pin SO DIMM Connector



72 pin SO DIMM

SO DIMM=Small Outline Dual Inline Memory Module

(At the computer)

72 PIN SO DIMM at the computer.

Pin	Non-	Pari	Description
	Parity	ty	
1	VSS	VSS	Ground
2	DQ0	DQ	Data 0
		0	
3	DQ1	DQ	Data 1
_		1	
4	DQ2	DQ	Data 2
_	DO1	2	Data 0
5	DQ3	DQ	Data 3
6	DQ4	3 DQ	Data 4
U	DQ4	<i>D</i> Q 4	Dala 4
7	DQ5	DQ	Data 5
•	240	5	
8	DQ6	DQ	Data 6
		6	
9	DQ7	DQ	Data 7
		7	
10	VCC	VC	+5 VDC
		C	
11	PD1	PD1	Presence Detect 1
12	A0	A0	Address 0
13	A1	A1	Address 1
14	A2	A2	Address 2
15	A3	<i>A3</i>	Address 3
16	A4	A4	Address 4
17	A5	A5	Address 5
18	A6	A6	Address 6
19	A10	A10	Address 10

```
n/c
            PQ8 Data 8 (Parity 1)
20
21
                Data 9
   DQ9
            DQ
            9
22
   DQ10
            DQ Data 10
             10
23
   DQ11
            DQ1 Data 11
             1
   DQ12
                 Data 12
24
            DQ
             12
   DQ13
            DQ
                 Data 13
25
            13
26
   DQ14
            DQ
                 Data 14
            14
27
   DQ15
            DQ
                Data 15
            15
   A7
28
            A7
                 Address 7
29
   A11
            A11 Address 11
30
   VCC
            VC
                 +5 VDC
            C
31
   A8
            A8
                 Address 8
32
   A9
                 Address 9
            A9
33
   /RAS3
                 Row Address Strobe 3
            RA
            S3
34
   /RAS2
            RA
                 Row Address Strobe 2
            S2
   DQ16
            DQ
                Data 16
35
             16
36
            PQ1 Data 17 (Parity 2)
   n/c
             7
37
            DQ
                 Data 18
   DQ18
            18
38
                 Data 19
   DQ19
            DQ
            19
39
   VSS
            VSS Ground
   /CAS0
            CA
40
                 Column Address
                 Strobe 0
            S0
   /CAS2
41
            CA
                 Column Address
```

```
S2
                 Strobe 2
42 /CAS3
            CA
                 Column Address
            S3
                 Strobe 3
43 /CAS1
            CA
                 Column Address
            S1
                 Strobe 1
44 /RAS0
                 Row Address Strobe 0
            RA
            S0
   /RAS1
            RA
45
                 Row Address Strobe 1
            S1
   A12
            A12 Address 12
46
47
   /WE
            WE Read/Write
48
   A13
            A13 Address 13
49
    DQ20
                 Data 20
            DQ
             20
50
            DQ
                 Data 21
    DQ21
             21
51
            DQ
    DQ22
                 Data 22
            22
52
    DQ23
            DQ
                 Data 23
            23
                 Data 24
53
    DQ24
            DQ
             24
            DQ
54
    DQ25
                 Data 25
             25
55
   n/c
            PQ2 Data 26 (Parity 3)
            6
    DQ27
                 Data 27
56
            DQ
            27
57
    DQ28
            DQ
                 Data 28
            28
58
    DQ29
            DQ
                 Data 29
            29
59
    DQ31
            DQ
                 Data 31
            31
    DQ30
            DQ
                 Data 30
60
             30
    VCC
             VC
                 +5 VDC
61
```

		С	
62	DQ32	DQ	Data 32
63	DQ33	32 DQ	Data 33
64	DQ34	33 DQ	Data 34
	_ 40:	34	
65	n/c	•	Data 35 (Parity 4)
•		5	5 5 4 4 6
66	PD2	PD2	Presence Detect 2
67	PD3	PD3	Presence Detect 3
68	PD4	PD4	Presence Detect 4
69	PD5	PD5	Presence Detect 1
70	PD6	PD6	Presence Detect 6
71	PD7	PD7	Presence Detect 7
72	VSS		Ground

Contributor: <u>Joakim Ögren</u>, <u>Mark Brown</u>, <u>Jim Burd</u>

Source: Various productsheets at <u>IBM Memory Products</u>

This the e-mail address:

JimBurd@aol.com

Choose this address in your e-mail reader.

144 pin SO DIMM Connector



144 pin SO DIMM

SO SIMM=Small Outline Single Inline Memory Module

(At the computer)

144 PIN SO SIMM at the computer.

Pin	Norm	EC	Description
	al	C	-
1	VSS	VSS	Ground
2			Ground
3	DQ0	DQ0	Data 0
4	DQ32	DQ3 2	Data 32
5	DQ1	DQ1	Data 1
6	DQ33	DQ3	Data 33
7	DQ2	DQ2	Data 2
8	DQ34	DQ3 4	Data 34
9	DQ3	DQ3	Data 3
10	DQ35	DQ3 5	Data 35
11	VCC	VC C	+5 VDC
12	VCC	VC C	+5 VDC
13	DQ4	DQ4	Data 4
14	DQ36	DQ3 6	Data 36
15	DQ5	DQ5	Data 5
16	DQ37	DQ3 7	Data 37
17	DQ6	DQ6	Data 6
18	DQ38	DQ3 8	Data 38
19	DQ7		Data 7

```
20 DQ39 DQ3 Data 39
21 VSS VSS Ground
22 VSS VSS Ground
23 / Column Address
   CAS0 CAS Strobe 0
        0
24 /
        / Column Address
   CAS4 CAS Strobe 4
        4
       / Column Address
25 /
   CAS1 CAS Strobe 1
26 / Column Address
   CAS5 CAS Strobe 5
        5
27 VCC VC +5 VDC
28 VCC VC +5 VDC
        С
29 A0 A0 Address 0
30 A3 A3 Address 3
      A1 Address 1
31
   Α1
   A4 A4 Address 4
A2 A2 Address 2
32
33
   A5 A5 Address 5
34
35
  VSS VSS Ground
36
   VSS VSS Ground
37
   DQ8 DQ8 Data 8
38
   DQ40 DQ4 Data 40
        0
39
   DQ9 DQ9 Data 9
   DQ41 DQ4 Data 41
40
        1
   DQ10 DQ1 Data 10
41
        0
42
   DQ42 DQ4 Data 42
```

```
2
43
   DQ11 DQ1 Data 11
44
   DQ43 DQ4 Data 43
        VC
45
   VCC
            +5 VDC
        VC
   VCC
             +5 VDC
46
         C
   DQ12 DQ1 Data 12
47
48
   DQ44 DQ4 Data 44
49
   DQ13 DQ1 Data 13
   DQ45 DQ4 Data 45
50
         5
51
   DQ14 DQ1 Data 14
52
   DQ46 DQ4 Data 46
         6
53
   DQ15 DQ1 Data 15
         5
   DQ47 DQ4 Data 47
54
55
   VSS VSS Ground
56
   VSS VSS Ground
57
         CB0
   n/c
58
         CB4
   n/c
59
   n/c
         CB1
   n/c CB5
60
61
   DU DU
             Don't use
62
   DU
         DU
             Don't use
63
   VCC
         VC
              +5 VDC
         С
         VC
64
   VCC
             +5 VDC
         C
```

```
65
   DU
         DU Don't use
66
   DU
         DU
              Don't use
67
   /WE
         /WE Read/Write
68
   n/c
         n/c
              Not connected
69
              Row Address Strobe 0
   /
         /
   RASO RAS
         0
70
         n/c
   n/c
              Not connected
71
   /
              Row Address Strobe 1
   RAS1 RAS
         1
72
   n/c
         n/c
              Not connected
   /OE
73
         /OE
74
   n/c
         n/c
              Not connected
   VSS VSS Ground
75
   VSS VSS Ground
76
   n/c
77
         CB2
78
         CB6
   n/c
79
   n/c
         CB3
80
         CB7
   n/c
81
   VCC VC
             +5 VDC
         C
82
         VC
   VCC
             +5 VDC
         C
83
   DQ16 DQ1 Data 16
         6
   DQ48 DQ4 Data 48
84
85
   DQ17 DQ1 Data 17
   DQ49 DQ4 Data 49
86
         9
   DQ18 DQ1 Data 18
87
   DQ50 DQ5 Data 50
88
   DQ19 DQ1 Data 19
89
```

```
9
90
   DQ51 DQ5 Data 51
91
   VSS VSS Ground
92
   VSS VSS Ground
93
   DQ20 DQ2 Data 20
         0
   DQ52 DQ5 Data 52
94
         2
   DQ21 DQ2 Data 21
95
   DQ53 DQ5 Data 53
96
97
   DQ22 DQ2 Data 22
         2
   DQ54 DQ5 Data 54
98
         4
   DQ23 DQ2 Data 23
99
100 DQ55 DQ5 Data 55
         5
        VC
101 VCC
             +5 VDC
         C
102 VCC
         VC
             +5 VDC
         C
103 A6
         A6
             Adress 6
104 A7
105 A8
         A7 Adress 7
         A8 Adress 8
         A11 Adress 11
106 A11
107 VSS VSS Ground
108 VSS
         VSS Ground
109 A9
         A9
            Adress 9
110 A12
         A12 Adress 12
111 A10
         A10 Adress 10
112 A13
         A13 Adress 13
113 VCC
         VC
             +5 VDC
         C
```

```
114 VCC VC +5 VDC
115 / Column Address
   CAS2 CAS Strobe 2
116 / / Column Address
   CAS6 CAS Strobe 6
117 / Column Address
   CAS3 CAS Strobe 3
118 / Column Address
  CAS7 CAS Strobe 7
119 VSS VSS Ground
120 /VSS / Ground
        VSS
121 DQ24 DQ2 Data 24
122 DQ56 DQ5 Data 56
123 DQ25 DQ2 Data 25
124 DQ57 DQ5 Data 57
125 DQ26 DQ2 Data 26
        6
126 DQ58 DQ5 Data 58
127 DQ27 DQ2 Data 27
128 DQ59 DQ5 Data 59
129 VCC VC +5 VDC
130 VCC VC +5 VDC
```

```
131 DQ28 DQ2 Data 28
132 DQ60 DQ6 Data 60
133 DQ29 DQ2 Data 29
134 DQ61 DQ6 Data 61
135 DQ30 DQ3 Data 30
136 DQ62 DQ6 Data 62
137 DQ31 DQ3 Data 31
138 DQ63 DQ6 Data 63
139 VSS VSS Ground
140 VSS VSS Ground
141 SDA SDA
142 SCL
         SCL
143 VCC
        VC
            +5 VDC
         C
144 VCC
             +5 VDC
         VC
```

Contributor: Joakim Ögren, Mark Brown

Source: Various productsheets at <u>IBM Memory Products</u>

168 pin DRAM DIMM (Unbuffered) Connector



168 pin DRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module

(At the computer)

168 PIN DIMM at the computer.

Front Side (left side 1-42, right side 43-84)
Back Side (left side 85-126, right side 127-168)

Front, Left

Pin	Non- Parity?	Parit y?	72 ECC?	80 ECC?	Description
1	VSS	VSS		VSS	Ground
2	DQ0	DQ0	DQ0	DQ0	Data 0
3	DQ1	DQ1	DQ1	DQ1	Data 1
4	DQ2	DQ2	DQ2	DQ2	Data 2
5	DQ3	DQ3	DQ3	DQ3	Data 3
6	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
7	DQ4	DQ4	DQ4	DQ4	Data 4
8	DQ5	DQ5	DQ5	DQ5	Data 5
9	DQ6	DQ6	DQ6	DQ6	Data 6
10	DQ7	DQ7	DQ7	DQ7	Data 7
11	DQ8	DQ8	DQ8	DQ8	Data 8
12	VSS	VSS	VSS	VSS	Ground
13	DQ9	DQ9	DQ9	DQ9	Data 9
14	DQ10	DQ1 0	DQ10	DQ10	Data 10
15	DQ11	DQ11	DQ11	DQ11	Data 11
16	DQ12	DQ1 2	DQ12	DQ12	Data 12
17	DQ13	DQ1 3	DQ13	DQ13	Data 13
18	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
19	DQ14	DQ1 4	DQ14	DQ14	Data 14
20	DQ15	DQ1	DQ15	DQ15	Data 15

		5			
21	n/c	CB0	CB0	CB0	Parity/Check Bit Input/Output 0
22	n/c	CB1	CB1	CB1	Parity/Check Bit Input/Output 1
23	VSS n/s	VSS	VSS n/a	VSS	Ground
24	n/c	n/c	n/c	CB8	Parity/Check Bit Input/Output 8
25	n/c	n/c	n/c	CB9	Parity/Check Bit Input/Output 9
26	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
27	/WE0	/WE0	/WE0	/WE0	Read/Write Input
28	/CAS0	/ CAS 0	/CAS0	/CAS0	Column Address Strobe 0
29	/CAS1	/ CAS 1	/CAS1	/CAS1	Column Address Strobe 1
30	/RAS0	/ RAS 0	/RAS0	/RAS0	Row Address Strobe 0
31	/OE0	/OE0	/OE0	/OE0	Output Enable
32	VSS	VSS	VSS	VSS	Ground
33	A0	A0	A0	A0	Address 0
34	A2	A2	A2	A2	Address 2
35	A4	A4	A4	A4	Address 4
36 37	A6 A8	A6 A8	A6 A8	A6 A8	Address 6 Address 8
38	A10	A10	A10	A10	Address 10
39	A12	A12	A12	A12	Address 12
40	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
41	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
42	DU	DU	DU	DU	Don't Use
Fre	ont, Righ	t			
Pin	Non-	Parit	72	80	Description
	Parity?	y ?	ECC?	ECC?	

43 44	VSS /OE2	VSS /OE2	VSS /OE2	VSS /OE2	Ground
45	/RAS2	/ RAS 2	/RAS2	/RAS2	Row Address Strobe 2
46	/CAS2	/ CAS 2	/CAS2	/CAS2	Column Address Strobe 2
47	/CAS3	/ CAS 3	/CAS3	/CAS3	Column Address Strobe 3
48	/WE2	_	/WE2	/WE2	Read/Write Input
49	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
50	n/c	n/c	n/c	CB10	Parity/Check Bit
					Input/Output 10
51	n/c	n/c	n/c	CB11	Parity/Check Bit
52	n/o	CD2	CB2	CB2	Input/Output 11
52	n/c	CB2	CDZ	CDZ	Parity/Check Bit Input/Output 2
53	n/c	CB3	CB3	CB3	Parity/Check Bit Input/Output 3
54	VSS	VSS	VSS	VSS	Ground
55	DQ16	DQ1	DQ16	DQ16	Data 16
56	DQ17	DQ1 7	DQ17	DQ17	Data 17
57	DQ18	DQ1 8	DQ18	DQ18	Data 18
58	DQ19	DQ1 9	DQ19	DQ19	Data 19
59 60	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
60	DQ20	DQ2 0	DQ20	DQ20	Data 20
61	n/c	n/c	n/c	n/c	Not connected
62	DU	DU	DU	DU	Don't Use
63	n/c	n/c	n/c	n/c	Not connected
64	VSS	VSS	VSS	VSS	Ground

65	DQ21	DQ2 1	DQ21	DQ21	Data 21
66	DQ22	-	DQ22	DQ22	Data 22
67	DQ23	DQ2	DQ23	DQ23	Data 23
68 69	VSS DQ24		VSS DQ24	VSS DQ24	Ground Data 24
70	DQ25	-	DQ25	DQ25	Data 25
71	DQ26		DQ26	DQ26	Data 26
72	DQ27	_	DQ27	DQ27	Data 27
73 74	VCC DQ28	-	VCC DQ28	VCC DQ28	+5 VDC or +3.3 VDC Data 28
75	DQ29	_	DQ29	DQ29	Data 29
76	DQ30	DQ3	DQ30	DQ30	Data 30
77	DQ31	DQ3	DQ31	DQ31	Data 31
	VSS n/c n/c n/c SDA SCL VCC	VSS n/c n/c n/c SDA SCL	VSS n/c n/c n/c SDA SCL VCC	VSS n/c n/c n/c SDA SCL VCC	Ground Not connected Not connected Not connected Serial Data Serial Clock +5 VDC or +3.3 VDC
Ba	ck, Left				
Pin	Non-	Parit	72 ECC2	80 ECC2	Description
85 86	Parity? VSS DQ32	y? VSS DQ3	VSS DQ32	VSS DQ32	Ground Data 32

		2			
87	DQ33	DQ3 3	DQ33	DQ33	Data 33
88	DQ34	DQ3 4	DQ34	DQ34	Data 34
89	DQ35	DQ3 5	DQ35	DQ35	Data 35
90 91	VCC DQ36	VCC DQ3 6	VCC DQ36	VCC DQ36	+5 VDC or +3.3 VDC Data 36
92	DQ37	DQ3 7	DQ37	DQ37	Data 37
93	DQ38	DQ3	DQ38	DQ38	Data 38
94	DQ39	DQ3 9	DQ39	DQ39	Data 39
95	DQ40	DQ4 0	DQ40	DQ40	Data 40
96 97	VSS DQ41	VSS DQ4 1	VSS DQ41	VSS DQ41	Ground Data 41
98	DQ42	DQ4 2	DQ42	DQ42	Data 42
99	DQ43	DQ4	DQ43	DQ43	Data 43
100	DQ44	DQ4 4	DQ44	DQ44	Data 44
101	DQ45	DQ4 5	DQ45	DQ45	Data 45
	VCC DQ46	VCC DQ4 6	VCC DQ46	VCC DQ46	+5 VDC or +3.3 VDC Data 46
104	DQ47	DQ4 7	DQ47	DQ47	Data 47
106	n/c n/c VSS	CB4 CB5 VSS	CB4 CB5 VSS	CB4 CB5 VSS	Parity/Check Bit Input/Output 4 Parity/Check Bit Input/Output 5 Ground

108 n	ı/c	n/c	n/c	CB12	Parity/Check Bit Input/Output 12
109 n	ı/c	n/c	n/c	CB13	Parity/Check Bit Input/Output
110 V 111 D 112 /0)U	VCC DU / CAS	VCC DU /CAS4	VCC DU /CAS4	+5 VDC or +3.3 VDC Don't Use Column Address Strobe 4
113 /0	CAS5	4 / CAS 5	/CAS5	/CAS5	Column Address Strobe 5
114 /F	RAS1	/ RAS 1	/RAS1	/RAS1	Row Address Strobe 1
115 C 116 V 117 A 118 A 119 A 120 A 121 A 122 A 123 A 124 V 125 C 126 C	/SS A1 A3 A5 A7 A9 A11 A13 /CC	DU VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	DU VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	DU VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	Don't Use Ground Address 1 Address 3 Address 5 Address 7 Address 9 Address 11 Address 13 +5 VDC or +3.3 VDC Don't Use Don't Use
Bacl	k, Right				
Pin N P 127 V 128 D 129 /F	Parity? /SS DU	Parit y? VSS DU / RAS 3	72 ECC? VSS DU /RAS3	80 ECC? VSS DU /RAS3	Description Ground Don't Use Column Address Strobe 3
130 /0	CAS6	1	/CAS6	/CAS6	Column Address Strobe 6

131 /CAS7	CAS 6 / CAS	/CAS7	/CAS7	Column Address Strobe 7
132 DU 133 VCC 134 n/c	7 DU VCC n/c	DU VCC n/c	DU VCC CB14	Don't Use +5 VDC or +3.3 VDC Parity/Check Bit
135 n/c	n/c	n/c	CB15	Input/Output 14 Parity/Check Bit
136 n/c	CB6	CB6	CB6	Input/Output 15 Parity/Check Bit
137 n/c	CB7	CB7	CB7	Input/Output 6 Parity/Check Bit
138 VSS 139 DQ48	VSS DQ4 8	VSS DQ48	VSS DQ48	Input/Output 7 Ground Data 48
140 DQ49	DQ4 9	DQ49	DQ49	Data 49
141 DQ50	DQ5 0	DQ50	DQ50	Data 50
142 DQ51	DQ5	DQ51	DQ51	Data 51
143 VCC 144 DQ52	VCC DQ5 2	VCC DQ52	VCC DQ52	+5 VDC or +3.3 VDC Data 52
145 n/c 146 DU 147 n/c 148 VSS 149 DQ53	n/c DU n/c	n/c DU n/c VSS DQ53	n/c DU n/c VSS DQ53	Not connected Don't Use Not connected Ground Data 53
150 DQ54	DQ5 4	DQ54	DQ54	Data 54
151 DQ55	DQ5 5	DQ55	DQ55	Data 55

	VSS DQ56	VSS DQ5 6	VSS DQ56	VSS DQ56	Ground Data 56
154	DQ57	DQ5 7	DQ57	DQ57	Data 57
155	DQ58	DQ5 8	DQ58	DQ58	Data 58
156	DQ59	DQ5 9	DQ59	DQ59	Data 59
157	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
158	DQ60	DQ6 0	DQ60	DQ60	Data 60
159	DQ61	DQ6 1	DQ61	DQ61	Data 61
160	DQ62	DQ6 2	DQ62	DQ62	Data 62
161	DQ63	DQ6	DQ63	DQ63	Data 63
162	VSS	VSS	VSS	VSS	Ground
163	CK3	CK3	CK3	CK3	
164	n/c	n/c	n/c	n/c	Not connected
165	SA0	SA0	SA0	SA0	Serial Address 0
	SA1	SA1	SA1	SA1	Serial Address 1
	SA2	SA2	SA2	SA2	Serial Address 2
168	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC

Contributor: <u>Joakim Ögren</u>, <u>Mark Brown</u>

Source: Various productsheets at <u>IBM Memory Products</u>

168 pin SDRAM DIMM (Unbuffered) Connector



168 pin SDRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module

(At the computer)

168 PIN DIMM at the computer.

Front Side (left side 1-42, right side 43-84)
Back Side (left side 85-126, right side 127-168)

Front, Left

Pin	Non-	72	80	Description
	Parity	ECC?	ECC?	
1	VSS	VSS	VSS	Ground
2	DQ0	DQ0	DQ0	Data 0
3	DQ1	DQ1	DQ1	Data 1
4	DQ2	DQ2	DQ2	Data 2
5	DQ3	DQ3	DQ3	Data 3
6	VDD	VDD	VDD	+5 VDC or +3.3 VDC
7	DQ4	DQ4	DQ4	Data 4
8	DQ5	DQ5	DQ5	Data 5
9	DQ6	DQ6	DQ6	Data 6
10	DQ7	DQ7	DQ7	Data 7
11	DQ8	DQ8	DQ8	Data 8
12	VSS	VSS	VSS	Ground
13	DQ9	DQ9	DQ9	Data 9
14	DQ10	DQ10	DQ10	Data 10
15	DQ11	DQ11	DQ11	Data 11
16	DQ12	DQ12	DQ12	Data 12
17	DQ13	DQ13	DQ13	Data 13
18	VDD	VDD	VDD	+5 VDC or +3.3 VDC
19	DQ14	DQ14	DQ14	Data 14
20	DQ15	DQ15	DQ15	Data 15
21	n/c	CB0	CB0	Parity/Check Bit Input/Output 0
22	n/c	CB1	CB1	Parity/Check Bit Input/Output
				01
23	VSS	VSS	VSS	Ground

24 25	n/c n/c	n/c n/c	CB8 CB9	Parity/Check Bit Input/Output 8 Parity/Check Bit Input/Output 9
26	VDD	VDD	VDD	+5 VDC or +3.3 VDC
27	/WE	/WE	/WE	Read/Write
28	DQMB0	DQMB0	DQMB0	Byte Mask signal 0
29	DQMB1	DQMB1	DQMB1	Byte Mask signal 1
30	/S0	/S0	/S0	Chip Select 0
31	DU	DU	DU	Don't Use
32	VSS	VSS	VSS	Ground
33	A0	A0	A0	Address 0
34	A2	A2	A2	Address 2
35	A4	A4	A4	Address 4
36	A6	A6	A6	Address 6
37	A8	A8	A8	Address 8
38	A10/AP	A10/AP	A10/AP	Address 10
39	BA1	BA1	BA1	Bank Address 1
40	VDD	VDD	VDD	+5 VDC or +3.3 VDC
41	VDD	VDD	VDD	+5 VDC or +3.3 VDC
42	CK0	CK0	CK0	Clock signal 0

Front, Right

Pin	Non- Parity	72 ECC?	80 ECC?	Description
43	VSS	VSS	VSS	Ground
44	DU	DU	DU	Don't Use
45	/S2	/S2	/S2	Chip Select 2
46	DQMB2	DQMB2	DQMB2	Byte Mask signal 2
47	DQMB3	DQMB3	DQMB3	Byte Mask signal 3
48	DU	DU	DU	Don't Use
49	VDD	VDD	VDD	+5 VDC or +3.3 VDC
50	n/c	n/c	CB10	Parity/Check Bit Input/Output 10
51	n/c	n/c	CB11	Parity/Check Bit Input/Output 11
52	n/c	CB2	CB2	Parity/Check Bit Input/Output 2
53	n/c	CB3	CB3	Parity/Check Bit Input/Output 3
54	VSS	VSS	VSS	Ground
55	DQ16	DQ16	DQ16	Data 16
56	DQ17	DQ17	DQ17	Data 17

57	DQ18	DQ18	DQ18	Data 18	
58	DQ19	DQ19	DQ19	Data 19	
59	VDD	VDD	VDD	+5 VDC or +3.3 VDC	
60	DQ20	DQ20	DQ20	Data 20	
61	n/c	n/c	n/c	Not connected	
62	Vref,NC	Vref,NC	Vref,NC		
63	CKE1	CKE1	CKE1	Clock Enable Signal 1	
64	VSS	VSS	VSS	Ground	
65	DQ21	DQ21	DQ21	Data 21	
66	DQ22	DQ22	DQ22	Data 22	
67	DQ23	DQ23	DQ23	Data 23	
68	VSS	VSS	VSS	Ground	
69	DQ24	DQ24	DQ24	Data 24	
70	DQ25	DQ25	DQ25	Data 25	
71	DQ26	DQ26	DQ26	Data 26	
72	DQ27	DQ27	DQ27	Data 27	
73	VDD	VDD	VDD	+5 VDC or +3.3 VDC	
74	DQ28	DQ28	DQ28	Data 28	
75	DQ29	DQ29	DQ29	Data 29	
76	DQ30	DQ30	DQ30	Data 30	
77	DQ31	DQ31	DQ31	Data 31	
78	VSS	VSS	VSS	Ground	
79	CK2	CK2	CK2	Clock signal 2	
80	n/c	n/c	n/c	Not connected	
81	n/c	n/c	n/c	Not connected	
82	SDA	SDA	SDA	Serial Data	
83	SCL	SCL	SCL	Serial Clock	
84	VDD	VDD	VDD	+5 VDC or +3.3 VDC	
Ba	Back, Left				

Pin	Non-	72	80	Description
	Parity	ECC?	ECC?	
85	VSS	VSS	VSS	Ground
86	DQ32	DQ32	DQ32	Data 32
87	DQ33	DQ33	DQ33	Data 33
88	DQ34	DQ34	DQ34	Data 34
89	DQ35	DQ35	DQ35	Data 35

90 91 92 93 94 95 96 97 98 99	VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43	VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43	VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43	+5 VDC or +3.3 VDC Data 36 Data 37 Data 38 Data 39 Data 40 Ground Data 41 Data 42 Data 43
	DQ44 DQ45	DQ44 DQ45	DQ44 DQ45	Data 44 Data 45
	VDD	VDD	VDD	+5 VDC or +3.3 VDC
	DQ46	DQ46	DQ46	Data 46
	DQ47	DQ47	DQ47	Data 47
105	n/c	CB4	CB4	Parity/Check Bit
				Input/Output 4
106	n/c	CB5	CB5	Parity/Check Bit
107	VCC	VCC	VCC	Input/Output 5
107	VSS n/c	VSS n/c	VSS CB12	Ground Parity/Check Bit
100	TI/C	11/6	CD1Z	Input/Output 12
109	n/c	n/c	CB13	Parity/Check Bit
	0	•	02.0	Input/Output 13
110	VDD	VDD	VDD	+5 VDC or +3.3 VDC
111	/CAS	/CAS	/CAS	Column Address Strobe
112	DQMB4	DQMB4	DQMB4	Byte Mask signal 4
113	DQMB5	DQMB5	DQMB5	Byte Mask signal 5
114		/S1	/S1	Chip Select 1
	/RAS	/RAS	/RAS	Row Address Strobe
	VSS	VSS	VSS	Ground
117		A1	A1	Address 1
	A3	A3	A3	Address 3
	A5	A5	A5	Address 5
	A7 A9	A7 A9	A7 A9	Address 7 Address 9
	BA0	BA0	BA0	Bank Address 0
1 44	טי יכ	טו וט	ט זכ	Darik / Kadi Coo U

123 A11	A11	A11	Address 11
124 VDD	VDD	VDD	+5 VDC or +3.3 VDC
125 CK1	CK1	CK1	Clock signal 1
126 A12	A12	A12	Address 12

Back, Right

Pin	Non-	72	80	Description
	Parity	ECC?	ECC?	
	VSS	VSS	VSS	Ground
	CKE0	CKE0	CKE0	Clock Enable Signal 0
129		/S3	/S3	Chip Select 3
	DQMB6	DQMB6	DQMB6	Byte Mask signal 6
	DQMB7	DQMB7	DQMB7	Byte Mask signal 7
	A13	A13	A13	Address 13
	VDD	VDD	VDD	+5 VDC or +3.3 VDC
134	n/c	n/c	CB14	Parity/Check Bit
405	,	,	0545	Input/Output 14
135	n/c	n/c	CB15	Parity/Check Bit
400	,	000	000	Input/Output 15
136	n/c	CB6	CB6	Parity/Check Bit
407	,	007	007	Input/Output 6
137	n/c	CB7	CB7	Parity/Check Bit
400	\	\/OO	\	Input/Output 7
	VSS	VSS	VSS	Ground
	DQ48	DQ48	DQ48	Data 48
	DQ49	DQ49	DQ49	Data 49
141	DQ50	DQ50	DQ50	Data 50
	DQ51	DQ51	DQ51	Data 51
	VDD	VDD	VDD	+5 VDC or +3.3 VDC
	DQ52	DQ52	DQ52	Data 52
145		n/c	n/c	Not connected
	Vref,NC	Vref,NC	Vref,NC	Netsemented
147		n/c	n/c	Not connected
	VSS	VSS	VSS	Ground
	DQ53	DQ53	DQ53	Data 53
	DQ54	DQ54	DQ54	Data 54
101	DQ55	DQ55	DQ55	Data 55

152	VSS	VSS	VSS	Ground
153	DQ56	DQ56	DQ56	Data 56
154	DQ57	DQ57	DQ57	Data 57
155	DQ58	DQ58	DQ58	Data 58
156	DQ59	DQ59	DQ59	Data 59
157	VDD	VDD	VDD	+5 VDC or +3.3 VDC
158	DQ60	DQ60	DQ60	Data 60
159	DQ61	DQ61	DQ61	Data 61
160	DQ62	DQ62	DQ62	Data 62
161	DQ63	DQ63	DQ63	Data 63
162	VSS	VSS	VSS	Ground
163	CK3	CK3	CK3	Clock signal 3
164	n/c	n/c	n/c	Not connected
165	SA0	SA0	SA0	Serial address 0
166	SA1	SA1	SA1	Serial address 1
167	SA2	SA2	SA2	Serial address 2
168	VDD	VDD	VDD	+5 VDC or +3.3 VDC

Contributor: <u>Joakim Ögren</u>

Source: Various productsheets at IBM Memory Products

CDTV Memory Card Connector



CDTV Memory Card Port

(At the computer)

40 PIN ??? CONNECTOR at the computer.

Pin	Name	Description
1	D0	Data Bus 0
2	D1	Data Bus 1
3	D2	Data Bus 2
4	D3	Data Bus 3
5	D4	Data Bus 4
6	D5	Data Bus 5
7	D6	Data Bus 6
8	D7	Data Bus 7
9	D8	Data Bus 8
10	D9	Data Bus 9
11	D10	Data Bus 10
12	D11	Data Bus 11
13	D12	Data Bus 12
14	D13	Data Bus 13
15	D14	Data Bus 14
16	D15	Data Bus 15
17	A1	Address Bus 1
18	A2	Address Bus 2
19	A3	Address Bus 3
20	A4	Address Bus 4
21	A5	Address Bus 5
22	A6	Address Bus 6
23	A7	Address Bus 7
24	A8	Address Bus 8
25	A9	Address Bus 9
26	A10	Address Bus 10

```
27 A11
            Address Bus 11
28
   A12
            Address Bus 12
29 A13
            Address Bus 13
30 A14
            Address Bus 14
31
   A15
            Address Bus 15
32 A16
            Address Bus 16
33
   A17
            Address Bus 17
34
   R/W
            Read/Write (High=Read)
35 /
            Chip Select Odd Bytes
    CSMC
    OD
            Chip Select Even Bytes
36
    CSMCE
    Ν
37 VCC
            +5 Volts DC
   GND
38
            Ground
39
   A18
            Address Bus 18 (Short J16 to connect A18 to processor
40 A19
            Address Bus 19 (Short J17 to connect A19 to processor
            bus)
```

Note: Address space=\$E00000-\$E7FFF


Contributor: Joakim Ögren

Source: <u>Darren Ewaniuk's CDTV Technical Information</u>

SmartCard AFNOR Connector



SmartCard AFNOR



(At the card)

UNKNOWN CONNECTOR at the card.

Pin Nam Descripti e on 1 VCC +5 VDC 2 R/W Read/ Write 3 CLO Clock CK 4 RES Reset

5 GND Ground

ET

6 VPP +21 VDC

7 I/O In/Out

8 FUS Fuse

Ε

Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info by Stephane Bausson


This is the URL for the WWW page: http://www.physic.ut.ee/~kalev/smartcar.txt Open this address in your WWW browser.

This the e-mail address: sbausson@ensem.u-nancy.fr Choose this address in your e-mail reader.

SmartCard ISO 7816-2 Connector



SmartCard ISO 7816-2



(At the card)

UNKNOWN CONNECTOR at the card.

Pin Nam Descriptio

e n

1 VCC +5 VDC

2 RES Reset

ET

3 CLO Clock

CK

4 n/c Not

connected

5 GND Ground

6 n/c Not

connected

7 I/O In/Out

8 n/c Not

connected


Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info by Stephane Bausson

SmartCard ISO Connector



SmartCard ISO



(At the card)

UNKNOWN CONNECTOR at the card.

Pin Nam Descripti

e on

- 1 VCC +5 VDC
- 2 R/W Read/ Write
- 3 CLO Clock


CK


4 RES Reset

ET

- 5 GND Ground
- 6 VPP +21 VDC
- 7 I/O In/Out
- 8 FUS Fuse F

SmartCard ISO 7816-2





Pin Nam Descriptio

e n

1 VCC +5 VDC

2 RES Reset

ET

3 CLO Clock

CK

4 n/c Not

connected

5 GND Ground

6 n/c Not

connected

7 I/O In/Out

8 n/c Not


connected

Contributor: <u>Joakim Ögren</u>

Source: <u>Telecard/Smartcard Technical Spec & Info</u> by <u>Stephane Bausson</u>

SCART Connector





 $\overline{1}$ (At the video/TV)

ND

(At the cable)

21 PIN SCART FEMALE at the Video/TV. 21 PIN SCART MALE at the Cable.

		VIALE ALTIO CADIO.		_
Pin	Name	Description	Signal Level	lmp
				ce
1	AOR	Audio Out Right	0.5 V rms	<1k
2	AIR	Audio In Right	0.5 V rms	>10
3	AOL	Audio Out Left + Mono	0.5 V rms	<1k
4	AGND	Audio Ground		
5	B GND	RGB Blue Ground		
6	AIL	Audio In Left + Mono	0.5 V rms	>10
7	В	RGB Blue In	0.7 V	75
8	SWTCH	Audio/RGB switch / 16:9		
9		RGB Green Ground		
10	CLKOU	Data 2: Clockpulse Out		
	T	(Unavailble ??)		
11	G	RGB Green In	0.7 V	75
12	DATA	Data 1: Data Out (Unavailble ??)		
13		RGB Red Ground		
14	DATAG	Data Ground		
• •	ND	Data Ground		
15	R	RGB Red In / Chrominance	0.7 V (Chrom.: 0.3 V burst)	75
16	BLNK	Blanking Signal	1-3 V=RGB, 0-0.4	75
10	DLINIX	Didition 9 Oighai	V=Composite	, 0
17	VGND	Composite Video Ground	v-composite	
18	BLNKG	•		
10	DLINNG	Blanking Signal Ground		

19 VOUT Composite Video Out
20 VIN Composite Video In / Luminance
1 V
21 SHIELD Ground/Shield (Chassis)

Contributor: Joakim Ögren

Source: Various sources, Video Demystified at Keith Jack's pages

Please send any comments to <u>Joakim Ögren</u>.

75 75 This is the URL for the WWW page: http://www.mindspring.com/~kjack1/scart.html
Open this address in your WWW browser.

S-Video Connector



S-Video



(At the peripherial)
4 PIN MINI-DIN FEMALE at the peripherial.

Na	Description
me	
GN	Ground (Y)
D	
GN	Ground (C)
D	
Υ	Intensity
	(Luminance)
С	Color
	(Chrominance)
	me GN D GN D Y

Contributor: Joakim Ögren

Source: Video Demystified at Keith Jack's pages

This is the URL for the WWW page: http://www.mindspring.com/~kjack1/svideo.html Open this address in your WWW browser.

DIN Audio Connector



DIN Audio

(At the peripheral)

(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral.

5 PIN DIN 180° (DIN41524) MALE at the cable.

Peripheral	Connecte d	In L	In R	Out L	Out R	Grou nd
Amplifier	Pickup, tuner	3	5			2
Amplifier	Taperecor der	3	5	1	4	2
Tuner	Amplifier			3	5	2
Tuner	Taperecor der			1	4	2
Recordplay er	Amplifier			3	5	2
Taperecord er	Amplifier	1	4	3	5	2
Taperecord er	Receiver	1	4	3	5	2
Taperecord er	Microphon e	1	4			2

Contributor: <u>Joakim Ögren</u>

Source: ELFA's catalog Nr 44

This is the URL for the WWW page:


http://www.elfa.se

Open this address in your WWW browser.

3.5 mm Mono Telephone plug



3.5 mm Mono Telephone plug



3.5 mm MONO TELEPHONE MALE at the cable.

Name Descripti

on

SIGNAL Signal GROUN Ground

D


Contributor: Joakim Ögren

Source: ?

3.5 mm Stereo Telephone plug



3.5 mm Stereo Telephone plug



(At the cable)

3.5 mm STEREO TELEPHONE MALE at the cable.

Name Descripti

on

L Left

Signal

R Right

Signal

GROUN Ground

D

Contributor: Joakim Ögren, Uwe Hartmann


Source: ?

This the e-mail address:
uhartmann@i-stud.htw-zittau.de
Choose this address in your e-mail reader.

6.25 mm Mono Telephone plug



6.25 mm Mono Telephone plug



6.25 mm MONO TELEPHONE MALE at the cable.

Name **Descripti**

on

SIGNAL Signal GROUN Ground

D


Contributor: Joakim Ögren

Source: ?

6.25 mm Stereo Telephone plug



6.25 mm Stereo Telephone plug



(At the cable)

6.25 mm STEREO TELEPHONE MALE at the cable.

Name Descripti

on

L Left

Signal

R Right

Signal

GROUN Ground

D

Contributor: Joakim Ögren

Source: ?

5.25" Power Connector



5.25" Power

Used for harddisks & 5.25" peripherals.



(At the powersupply cable)



(At the peripheral)

UNKNOWN CONNECTOR at the powersupply cable. UNKNOWN CONNECTOR at the peripheral.

Pin	Na	Col	Description
	me	or	
1	+12	Yell	+12 VDC
	V	OW	
2	GN	Bla	+12 V Ground (Same as +5 V
	D	ck	Ground)
3	GN	Bla	+5 V Ground
	D	ck	
4	+5V	Red	+5 VDC

Contributors: Joakim Ögren, Eric Sprigg, Sven Gunnar Bilen, Scott Lindenthaler

Source: ?

This the e-mail address:

Eric_Sprigg@compuserve.com

Choose this address in your e-mail reader.

This the e-mail address: sbilen@umich.edu

Choose this address in your e-mail reader.

This the e-mail address:
scott@teraflop.com
Choose this address in your e-mail reader.

3.5" Power Connector



3.5" Power

Used for floppies.

(At the powersupply cable)

(At the peripheral)

UNKNOWN CONNECTOR at the powersupply cable.

UNKNOWN CONNECTOR at the peripheral.

Pin	Na	Col	Description
	me	or	
1	+5V	Red	+5 VDC
2	GN	Bla	+5 V Ground
	D	ck	
3	GN	Bla	+12 V Ground (Same as +5 V
	D	ck	Ground)
4	+12	Yell	+12 VDC
	V	OW	


Contributor: Joakim Ögren

Source: ?

Motherboard Power Connector



Motherboard Power



(At the Computer)

(At the Powersupply cables)

2x MOLEX 15-48-0106 CONNECTOR at the Computer. 2x MOLEX 90331-0001 CONNECTOR at the Powersupply cables.

P8

_			
Pin	Na me	Colo r	Description
1	PG	Oran ge	Power Good, +5 VDC when all voltages has stabilized.
2	+5V	•	+5 VDC (or n/c)
3	+12	Yello	+12 VDC
	V	W	
4	-12V	Blue	-12 VDC
5	GN D	Blac k	Ground
6	GN	Blac	Ground
	D	k	
P9			
Pin	Na	Color	Descripti
	me		on
1	GN	Black	Ground

2	GN	Black	Ground
2	D C)/	\	<i>E VI</i> DO
3	-5V	White or	-5 VDC
_	_, ,	Yellow	
4	+5V	Red	+5 VDC
5	+5V	Red	+5 VDC
6	+5V	Red	+5 VDC

Note: Pins part number is 08-50-0276, Product specification is PS-90331.

Contributor: <u>Joakim Ögren</u>, <u>Bill Shepherd</u>

Source: ?

This the e-mail address:

contrav@usaor.net

Choose this address in your e-mail reader.

Turbo LED Connector



Turbo LED

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Na Descripti me on 1 +5V +5 VDC 2 /HS HighSpee d 3 +5V +5 VDC

Contributor: <u>Joakim Ögren</u>

Source: ?

AT Backup Battery Connector



AT Backup Battery

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Nam Descripti

e on
1 BAT Battery+
T+
2 key Key
3 GN Ground
D
4 GN Ground

D
Contributor: <u>Joakim Ögren</u>

Source: ?

AT LED/Keylock Connector



AT LED/Keylock

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Na Descripti me on 1 LED LED

2 GN Ground

D

3 GN Ground

D

4 KS Key

Switch

Power

5 GN Ground

D

Contributor: Joakim Ögren

Source: ?

PC Speaker Connector



PC Speaker

(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin Na **Description** me -SP 1 -Speaker 2 key Key 3 GN Ground D +SP +Speaker +5 4 5V **VDC**

Contributor: Joakim Ögren

Source: ?

Motherboard IrDA Connector



Motherboard IrDA

For motherboards with a IrDA compliant Infrared Module connector.

1 2 3 4 5

5 PIN IDC MALE at the motherboard.

Pin	Na	Description		
	me			
1	+5v	Power		
2	n/c	Not connected		
3	IRR	IR Module data		
	Χ	received		
4	GN	System GND		
	D	•		
5	IRT	IR Module data		
	Χ	transmit		

Contributor: Rob Gill

Source: ASUS motherboard manual

Motherboard CPU Cooling fan Connector



Motherboard CPU Cooling fan

1 2 3

3 PIN IDC MALE at the motherboard

Pin Na

me

1 GN

D

2 +12

V

3 GN

D

Contributor: Rob Gill

Source: ASUS Motherboard Manual

Ethernet 10/100Base-T Connector



Ethernet 10/100Base-T

Same connector and pinout for both 10Base-T and 100Base-TX.

(At the network interface cards/hubs)

(At the cables)

RJ45 FEMALE CONNECTOR at the network interface cards/hubs. RJ45 MALE CONNECTOR at the cables.

	Na Na	Description
	me	-
1	TX+	Trancieve
		Data+
2	TX-	Trancieve
		Data-
3	RX+	Receive
		Data+
4	n/c	Not
		connected
5	n/c	Not
		connected
6	RX-	Receive
		Data-
7	n/c	Not
		connected
8	n/c	Not
		connected
Note	. TX &	RX are swapped on Hu

Note: TX & RX are swapped on Hub's.

Contributor: Joakim Ögren, Jeffrey R. Broido

Source: ?

This the e-mail address:

broidoj@gti.net

Choose this address in your e-mail reader.

Ethernet 100Base-T4 Connector



Ethernet 100Base-T4

100Base-T4 uses all four pairs. 100Base-TX only uses two pairs.

(At the network interface cards/hubs)

(At the cables)

RJ45 FEMALE CONNECTOR at the network interface cards/hubs.

RJ45 MALE CONNECTOR at the cables.

Pin Name Description

- 1 TX D Trancieve
 - 1+ Data+
- 2 TX_D Trancieve Data-

1-

3 RX D Receive Data+

2+

- 4 BI D Bi-directional
 - 3+ Data+
- 5 BI_D Bi-directional
 - 3- Data-
- 6 RX_D Receive Data-

2-

- 7 BI_D Bi-directional
 - 4+ Data+
- 8 BI D Bi-directional
 - 4- Data-

Note: TX & RX are swapped on Hub's. Don't know about Bi-directional data.

Contributor: Joakim Ögren, Kim Scholte

Source: ?

This the e-mail address:

KScholte@BigFoot.Com

Choose this address in your e-mail reader.

AUI Connector



Is the directions right???

(At the Ethernet card)

15 PIN D-SUB FEMALE at the Ethernet card.

Pin Description

- 1 control in circuit shield
- 2 control in circuit A
- 3 data out circuit A
- 4 data in circuit shield
- 5 data in circuit A
- 6 voltage common
- 7 ?
- 8 control out circuit shield
- 9 control in circuit B
- 10 data out circuit B
- 11 data out circuit shield
- 12 data in circuit B
- 13 voltage plus
- 14 voltage shield
- 15 ?

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

Atari 2600 Cartridge Connector



Atari 2600 Cartridge

					Top						
D3	D4	D5	D6	D7	A12	A10	A11	Α9	A8	+5V	SGND
1-	2-	3-	4-	5-	6-	7-	8-	9-	-10-	-11-	-12-
GND	D2	D1	D0	A0	A1	A2	A3	A4	A5	A6	A7
	Bottom										

(At the Atari)

UNKNOWN CONNECTOR at the Atari. Connect a 2716 or 2732/2532 EPROM.

Top Row

Pin	2716	CPU	Descriptio
	Pin	Name	n
1	13	D3	Data 3
2	14	D4	Data 4
3	15	D5	Data 5
4	16	D6	Data 6
5	17	D7	Data 7
6	*	A12	Address 12
7	19	A10	Address 10
8	n/c	A11	Address 11
9	22	A9	Address 9
10	23	A8	Address 8
11	24	+5V	+5 VDC
12	12	SGND	Shield
			Ground

^{*} to inverter and back to 18 for chip select

Bottom Row

Pin	2716	CPU	Descripti
	Pin	Name	on
1	1	A7	Address 7
2	2	A6	Address 6
3	3	A5	Address 5
4	4	A4	Address 4

5	5	A3	Address 3
6	6	A2	Address 2
7	7	A1	Address 1
8	8	A0	Address 0
9	9	D0	Data 0
10	10	D1	Data 1
11	11	D2	Data 2
12	n/c	GND	Ground

Contributor: <u>Joakim Ögren</u>

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Atari 5200 Cartridge Connector



Atari 5200 Cartridge

(At the Atari)
UNKNOWN CONNECTOR at the Atari.

Pin Name

- 1 D0
- 2 D1
- 3 D2
- 4 D3
- 5 D4
- 6 D5
- 7 D6
- 8 D7
- 9 Enable 80-8F
- 10 Enable 40-7F
- 11 Not Connected
- 12 Ground
- 13 Ground
- 14 Ground (System Clock 02 on 2 port)
- 15 A6
- 16 A5
- 17 A2
- 18 Interlock
- 19 A0
- 20 A1
- 21 A3
- 22 A4
- 23 Ground
- 24 Ground (Video In on 2 port)
- 25 Ground
- 26 +5 VDC
- 27 A7
- 28 Not Connected
- 29 A8

- 30 Audio In (2 port)
- 31 A9
- 32 A13
- 33 A10
- 34 A12
- 35 A11
- 36 Interlock

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Atari 5200 Expansion Connector



Atari 5200 Expansion

(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin Name

- 1 +5 VDC
- 2 Audio Out (2

port)

- 3 Ground
- 4 R/W Early
- 5 Enable E0-EF
- 6 D6
- 7 D4
- 8 D2
- 9 D0
- 10 IRQ
- 11 Ground
- 12 Serial Data In
- 13 Serial In Clock
- 14 Serial Out

Clock

- 15 Serial Data Out
- 16 Audio In
- 17 A14
- 18 System Clock

01

- 19 A11
- 20 A7
- 21 A6
- 22 A5
- 23 A4
- 24 A3
- 25 A2
- 26 A1
- 27 A0

- 28 Ground
- 29 D1
- 30 D3
- 31 D5
- 32 D7
- 33 Not connected
- 34 Ground
- 35 Not connected
- 36 +5 VDC

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Atari 7800 Cartridge Connector



Atari 7800 Cartridge

(At the Atari)

UNKNOWN CONNECTOR at the Atari.

Pin	Nam	Descripti
	е	on
1	R/W	Read/
		Write
2	HALT	Halt
3	D3	Data 3
4	D4	Data 4
5	D5	Data 5
6	D6	Data 6
7	D7	Data 7
8	A12	Address
		12
9	A10	Address
		10
10	A11	Address
		11
11	A9	Address 9
12	A8	Address 8
13	+5V	+5 VDC
14	GND	Ground
15	A13	Address
		13
16	A14	Address
		14
17	A15	Address
		15
18	EAU	EAudio?
	DIO	??
19	A7	Address 7
20	A6	Address 6
21	A5	Address 5

```
22 A4
         Address 4
23
   A3
         Address 3
24
   A2
         Address 2
25
   A1
       Address 1
26
   Α0
         Address 0
27
    D0
         Data 0
28
    D1
         Data 1
29
   D2
         Data 2
30
   Gnd
         Gnd
31
   IRQ
         Interrupt
32
    CLK2 Clock
          2 ???
```

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

Atari 7800 Expansion Connector



15

Atari 7800 Expansion

```
+5v CVideo MLum0 Mlum3 Blank OscDis ExtMen Gnd
--1-- --2-- --3-- --4-- --5-- --6-- --7-- ---8-- --9--
-18-- -17-- -16-- -15-- -14-- -13-- -12-- --11-- -10--
 Gnd Audio Rdy MCol MLum2 MLum1 Msync Clk2 ExtOsc
(At the Atari)
UNKNOWN CONNECTOR at the Atari.
Pin Name Description
1
    GND Ground
2
    +5V +5 VDC
    CVID Input to RF modulator
           (Video+Audio)
    EO
    MLUM Maria Luminance Bit 0
4
5
    MLUM Maria Luminance Bit 3
    3
    BLAN Blanking output
6
    K
7
    OSCD Disable 14.31818 MHz Master
    IS
           Clock
    EXTM External Maria Enable Input
8
    ΕN
9
    GND Ground
10 EXTO External clock to replace Master
    SC
           Clock
11
    CLK2 Phase 2 Clock from the 6502
   MSYN Maria Composite Sync
    \mathsf{C}
13
    MLUM Maria Luminance Bit 1
14
   MLUM Maria Luminance Bit 2
```

MCOL Maria Color Phase Angle

16 RDY Input to the 6502

17 AUDI Audio

O

18 GND Ground

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ, Pinout by Harry Dodgson

Atari Cartridge Port Connector



Atari Cartridge Port

(At the Computer)

(At the Devices)
40 PIN EDGE ?? at the Computer.

40 PIN EDGE ?? at the Devices. **Description** Pin Na me +5V +5 VDC 1 2 +5V +5 VDC 3 D14 Data 14 D15 Data 15 4 5 D12 Data 12 6 D13 Data 13 7 D10 Data 10 8 D11 Data 11 9 D8 Data 8 10 D9 Data 9 11 D6 Data 6 12 **D7** Data 7 D4 13 Data 4 14 D5 Data 5 15 D2 Data 2 16 D3 Data 3 D0 17 Data 0 18 D1 Data 1 19 A13 Address 13 A15 Address 15 20 21 **A8** Address 8 22 A14 Address 14 23 **A7** Address 7 24 A9 Address 9 25 A6 Address 6 26 A10 Address 10

```
27 A5 Address 5
28
   A12 Address 12
29
   A11 Address 11
30
   A4
       Address 4
31
   RS3 ROM Select 3
32
   A3
       Address 3
33
   RS4 ROM Select 4
34
   A2
        Address 2
35
   UDS Upper Data
        Strobe
36
   A1
        Address 1
37
   LDS Lower Data
        Strobe
38
   GN
        Ground
    D
39
   GN
        Ground
   D
   GN
40
        Ground
   D
```

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

GameBoy Cartridge Connector



22

23

24

D0

D1

D2

Data 0

Data 1

Data 2

GameBoy Cartridge

Available on the Nintendo GameBoy.

(At the GameBoy)

UNKNOWN CONNECTOR at the GameBoy.

Pin Nam Description

```
е
    VCC
1
          +5 VDC
2
          ? Connected on Gameboy, but not used on
          GamePaks.
3
          Reset
    RES
    ET
    /WR
          Write
4
5
    ?
          ? Used by paging PAL on high capacity
          GamePaks.
6
    A0
          Address 0
7
    A1
          Address 1
    A2
8
          Address 2
9
    A3
          Address 3
10
   A4
          Address 4
11
    A5
          Address 5
        Address 6
   A6
12
   A7
13
          Address 7
14
   A8
          Address 8
15
   Α9
        Address 9
16
   A10
          Address 10
17
   A11
          Address 11
   A12
18
          Address 12
19
   A13
          Address 13
   A14
20
          Address 14
21
   /CS
          Chip Select
```

25	D3	Data 3
26	D4	Data 4
27	D5	Data 5
28	D6	Data 6
29	D7	Data 7
30	/RD	Read
31	?	? Connected on Gameboy, but not used on Game-
		Paks.
32	GND	Ground

Contributor: <u>Joakim Ögren</u>

Source: Nintendo GameBoy FAQ, Pinout by Peter Knight & Josef Mollers

This is the URL for the WWW page: http://www.freeflight.com/fms/stuff/gameboy.faq Open this address in your WWW browser.

MSX Expansion Connector



16

n/c

MSX Expansion

```
49 47 45
  ----+
=====//=====
\mid H H H \mid \mid H H H \mid
+----+
 50 48 46 6 4 2
(At the Computer)
50 PIN ?? at the Computer.
          Di Description
Pin Name
           Memory Read in addresses 4000-7FFF
   /CS1
1
           Memory Read in addresses 8000-BFFF
2
   /CS2
           Memory Read in addresses 4000-BFFF
3
   /CS12
           Low when Slot 2 (cartridge slot) is selected
4
   /SLTSL
5
   n/c
              Not connected.
           Refresh signal from CPU
6
   /RFSH
           CPU to wait. Refresh signal is not
   /WAIT
7
              maintained
           CPU (call to addr
   /INT
8
              38h)
           CPU fetches first part of intruction from memory.
9
   /M1
           NC, was used to control the data direction.
10
    BUSDI
    R
           I/O request signal. (Address=Port)
11
   /IORQ
           Memory request signal. (Address=Address)
12
    MREQ
           🚾 Write signal (strobe)
13
   /WR
           Read signal (strobe)
14
   /RD
           Reset
15
   /
    RESE
    Т
```

Not connected.

```
A0
            Address 0
17
            Address 1
    A1
18
            Address 2
    A2
19
               Address 3
20
    A3
21
    A4
               Address 4
            NEW Address 5
22
    A5
23
    A6
               Address 6
    A7
24
               Address 7
            Address 8
25
    A8
            Address 9
    A9
26
    A10
27
               Address 10
28
               Address 11
    A11
29
            Address 12
    A12
            NEW Address 13
30
    A13
            Address 14
31
    A14
            Address 15
32
    A15
            🎮 Data 0
33
    D0
            🎮 Data 1
34
    D1
35
    D2
               Data 2
            NEW Data 3
    D3
36
            New Data 4
37
    D4
38
    D5
               Data 5
39
    D6
               Data 6
            NEW Data 7
40
    D7
            <sup>№</sup> Ground
41
    GND
42
    CLOC
               CPU clock, 3.579 MHz
    K
            <sup>№₩</sup> Ground
43
    GND
44
    SW1
               NC, Insert/remove detection for protection
            New +5 VDC (300mA max /slot)
45
    +5V
               NC, Insert/remove detection for protection
46
    SW2
            +5 VDC (300mA max /slot)
    +5V
47
            +12 VDC (50mA max /slot)
    +12V
48
49
    SOUN
               Sound input (-5dBm)
    DIN
            -12 VDC (50mA max /slot)
50
    -12V
Note: Direction is Computer relative Peripheral.
```

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map

Vic 20 Memory Expansion Connector



Vic 20 Memory Expansion

Availble on Commodore Vic 20 computers. On the left side.

(At the Computer)

UNKNOWN CONNECTOR at the Computer.

Pin Nam Description

е

- A GND Ground
- B CA0 Address 0
- C CA1 Address 1
- D CA2 Address 2
- E CA3 Address 3
- F CA4 Address 4
- H CA5 Address 5
- J CA6 Address 6
- K CA7 Address 7 L CA8 Address 8
- M CA9 Address 9
- N CA10 Address 10
- P CA11 Address 11
- R CA12 Address 12
- S CA13 Address 13
- T I/O 2 Decoded I/O block 2, starting at \$9130
- U I/O 3 Decoded I/O block 3, starting at \$9140
- V S02 Phase 2 System Clock
- W /NMI Non maskable Interrupt
- X / 6502 Reset

RES

```
ET
Y
    n/c
          Not connected
Ζ
    GND Ground
    GND Ground
1
    CD0
2
          Data 0
3
    CD1
          Data 1
    CD2
4
          Data 2
5
    CD3
         Data 3
6
    CD4 Data 4
    CD5
7
          Data 5
8
    CD6
          Data 6
    CD7
9
          Data 7
   /BLK BLK 1 (Memory location $2000 -
10
    1
          $3fff)
11
   /BLK BLK 2 (Memory location $4000 -
          $5fff)
    2
   /BLK 3 (Memory location $6000 -
12
    3
          $7fff)
   /BLK BLK 5 (Memory location $a000 -
13
          $bfff)
    RAM 1 (Memory location $0400 -
14
          $07ff)
    RAM RAM 2 (Memory location $0800 -
15
          $0bff)
16
   RAM RAM 3 (Memory location $0c00 -
    3
          $Offf)
          Read/Write from Vic chip (1=R,
17
    V
    R/W
          0=W
18
    C
          Read/Write from CPU (1=R, 0=W)
    R/W
          6502 Interrupt Request
19
   /IRQ
          Not connected
20
    n/c
21
    +5V
          +5 VDC
22
    GND Ground
```

Contributor: Joakim Ögren

Sources: Inside your Vic 20 by Ward Shrake

Sources: "The Vic Revealed" by Nick Hampshire, 1982, Hayden Book Co, Inc.

Sources: "Vic20 Programmer's Reference Guide", 1992, Commodore Business, Machines, Inc. and

Howard W. Sams & Company, Inc.

This is the URL for the WWW page: http://ccnga.uwaterloo.ca/pub/cbm/vic-20/cartgrab.txt Open this address in your WWW browser. This the e-mail address:
wardshrake@aol.com
Choose this address in your e-mail reader.

C64 Cartridge Expansion Connector



C64 Cartridge Expansion

(At the computer) 44 PIN FEMALE EDGE at the computer. Pin Name Description 1 GND Ground 2 +5V +5 Volts DC 3 +5V +5 Volts DC 4 /IRQ Interrupt Request 5 /CR/W 6 **DOTC Dot Clock** LK 7 I/O 1 8 Game **GAME** 9 **EXRO** M 10 I/O 2 11 **ROM Low** ROML 12 BA 13 /DMA 14 CD7 Cartridge Data 7 15 CD6 Cartridge Data 7 16 CD5 Cartridge Data 7 17 CD4 Cartridge Data 7 18 CD3 Cartridge Data 7 19 CD2 Cartridge Data 7 20 CD1 Cartridge Data 7 21 CD0 Cartridge Data 7 22 **GND** Ground **GND** Α Ground В

ROM High

	ROM H	
С	/ RESE	Reset
D	T /NMI	Non Maskable Interrupt
E F	S02 CA15	Cartridge Address
Н	CA14	15 Cartridge Address 14
J	CA13	Cartridge Address
K	CA12	Cartridge Address
L	CA11	Cartridge Address
M	CA10	Cartridge Address
N	CA9	Cartridge Address
Р	CA8	9 Cartridge Address
R	CA7	8 Cartridge Address
S	CA6	Cartridge Address
Т	CA5	6 Cartridge Address
U	CA4	5 Cartridge Address
V	CA3	4 Cartridge Address
W	CA2	3 Cartridge Address
Χ	CA1	2 Cartridge Address

Y CA0 Cartridge Address
0
Z GND Ground

Contributor: Joakim Ögren, Arwin Vosselman

Source: Commodore 64 Programmer's Reference Guide

C64 User Port Connector



C64 User Port

```
(At the computer)
24 PIN MALE EDGE (DZM 12 DREH) at the computer.
      Name Description
Pin
1
      GND
             Ground
2
      +5V
             +5 VDC (100 mA
             max)
3
             Reset
      /
      RESE
      Т
      CNT1 Counter 1
4
5
             Serial Port 1
      SP1
6
      CNT2 Counter 2
7
      SP2
             Serial Port 2
8
      /PC2
9
      ATN
             Serial Attention In
10
      +9V
             +9 VAC (100 mA
      AC
             max)
11
      +9V
             +9 VAC (100 mA
      AC
             max)
12
      GND
             Ground
Α
      GND
             Ground
В
             Flag 2
      /
      FLAG
      2
      PB0
C
             Data 0
D
      PB1
             Data 1
Ε
      PB2
             Data 2
F
      PB3
             Data 3
Н
      PB4
             Data 4
J
      PB5
             Data 5
```

PB6

PB7

Data 6 Data 7

K

L

M PA2 PA2 N GND Ground

Contributor: <u>Joakim Ögren</u>, <u>Nikolas Engström</u>, <u>Arwin Vosselman</u>

Source: Commodore 64 Programmer's Reference Guide

This the e-mail address:
nikolas.engstrom@pop.landskrona.se
Choose this address in your e-mail reader.

C128 Expansion Bus Connector



C128 Expansion Bus

Availble at the Commodore 128.

(At the computer)

44 PIN FEMALE EDGE at the computer.

		LDOL at the computer.
Pin	Name	Description
1	GND	System Ground
2	+5V	System Vcc
3	+5V	System Vcc
4	/IRQ	Interrupt request
5	R/W	System Read/Write Signal
6	DCloc	8.18MHz Video Dot Clock
	k	
7	I/O1	I/O Chip select \$de00-deff
8	/	Sensed for memory map
	GAM	configuration
	E	•
9	1	Sensed for memory map
	EXR	configuration
	OM	_
10	I/O2	I/O Chip select \$df00-dfff
11	/	External ROM select \$8000-Bfff
	ROM	
	L	
12	BA	Bus available output
13	/DMA	Direct memory acces input
14	D7	Data bit 7
15	D6	Data bit 6
16	D5	Data bit 5
17	D4	Data bit 4
18	D3	Data bit 3
19	D2	Data bit 2
20	D1	Data bit 1
21	D0	Data bit 0
22	GND	System Ground

```
Α
      GND
             System Ground
             External ROM Select $c000-ffff
В
      ROM
      Н
C
             System Reset Signal
      /
      RESE
       Т
      /NMI
             Non-Maskable Interrupt
D
Ε
      1MHz System 1MHz clock
F
      TA15 Translated address bit 15
      TA14
             Translated address bit 14
Η
      TA13
J
             Translated address bit 13
K
      TA12
             Translated address bit 12
      TA11
             Translated address bit 11
M
      TA10
             Translated address bit 10
Ν
      TA9
             Translated address bit 9
Р
      TA8
             Translated address bit 8
R
      SA7
             Shared address bit 7
S
      SA6
             Shared address bit 6
Т
      SA5
             Shared address bit 5
U
      SA4
             Shared address bit 4
      SA3
V
             Shared address bit 3
W
      SA2
             Shared address bit 2
X
      SA1
             Shared address bit 1
Y
      SA0
             Shared address bit 0
Ζ
             System Ground
      GND
```

Contributor: Rob Gill

Source: Commodore 128 Programmers reference guide.

C16/+4 Expansion Bus Connector



C16/C116/+4 Expansion Bus

Availble on Commodore C16, C116 and +4 computers.

(At the Computer)

50 PIN FEMALE EDGE (2 mm pitch) at the Computer.

Pin Nam Description

4	^
ı	В

- 1 GND Ground
- 2 +5V +5 VDC
- 3 +5V +5 VDC
- 4 /IRQ Interrupt
- 5 R/W Read/Write (1=Read, 0=Write)
- 6 C1HI External Cartridge Chip Selects C1 High GH
- 7 C2LO External Cartridge Chip Selects C2 Low W (reserved)
- 8 C2HI External Cartridge Chip Selects C2 High GH (reserved)
- 9 /CS1 Chip Select Line 1
- 10 /CS0 Chip Select Line 0
- 11 /CAS Column Address Strobe
- 12 MUX DRAM address multiplex control signal
- 13 BA Bus Availble (Low=DMA)
- 14 D7 Data 7
- 15 D6 Data 6
- 16 D5 Data 5
- 17 D4 Data 4
- 18 D3 Data 3
- 19 D2 Data 2
- 20 D1 Data 1
- 21 D0 Data 0
- 22 AEC Address Enable Code
- 23 EAI External Audio In
- 24 PHI 2 Artificial Phi 2 signal
- 25 GND Ground

```
GND Ground
Α
    C1LO External Cartridge Chip Selects C1 Low
В
    W
C
    /
          Reset
    RES
    ET
   /RAS Row Address Strobe
D
    PHI 0 Artificial Phi 0 Signal
E
F
   A15 Address 15
          Address 14
   A14
Н
    A13
          Address 13
J
   A12 Address 12
K
   A11 Address 11
    A10
          Address 10
M
Ν
    A9
          Address 9
Р
    8A
          Address 8
R
    A7
          Address 7
S
    A6
          Address 6
Т
    A5
          Address 5
U
    A4
          Address 4
    A3
          Address 3
V
    A2
W
          Address 2
    A1
          Address 1
X
Y
    A0
          Address 0
Ζ
    n/c
          Not connected
AA n/c
          Not connected
BB n/c
          Not connected
CC GND Ground
```

PHI 2: Address valid on the rising edge, data valid on the falling edge

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Usenet posting in comp.sys.cbm, <u>Pinout specs fort cbm machines needed</u> by <u>Lonnie McClure</u>

Sources: SAMS Computerfacts CC8 Commodore 16.

Sources: Article in C'T September 1986.

This the e-mail address:

Imcclure@delphi.com

Choose this address in your e-mail reader.

+4 User Port Connector



+4 User Port

Availble on Commodore +4 computer.

(At the Computer)

UNKNOWN CONNECTOR at the Computer.

Pin	Name	Description
1	GND	Ground
2	+5V	+5 VDC
3	1	?
	BRES	
	ET	
4	P2/	Data 2/Cassette
	CSE	Sense
5	P3	Data 3
6	P4	Data 4
7	P5	Data 5
8	RxC	Receive Clock
9	ATN	Attention?
10	+9V	+9 VAC
11	+9V	+9 VAC
12	GND	Ground
Α	GND	Ground
В	P0	Data 0
С	RxD	Receive Data
D	RTS	Request to Send
Ε	DTR	Data Terminal
		Ready
F	P7	Data 7
G	DCD	Data Carrier Detect
Н	P6	Data 6
	CTS	Clear to Send
J	DSR	Data Set Ready
K	TxD	Transmit Data
L	GND	Ground

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Usenet posting in comp.sys.cbm, <u>Pinout specs fort cbm machines needed</u> by <u>Lonnie McClure</u> Sources: SAMS Computerfacts CC8 Commodore 16.

CDTV Diagnostic Slot Connector



CDTV Diagnostic Slot

(At the computer) 80 PIN ??? CONNECTOR at the computer. Pin Name Description GND Ground 1 2 GND Ground 3 VCC +5 VDC VCC 4 +5 VDC 5 Configure AutoConfigure signal (not connected) / **CFGO** UT Configin AutoConfig signal (grounded) 6 / **CFGIN GND** 7 Ground 8 CCKQ 3.58 MHz CCKQ clock (C3) CDAC 7.16 MHz CDAC clock (90° before system clock) 9 CCK 10 3.58 MHz CCK clock (C1) /OVR Override (Disables /DTACK generation of Gary) 11 12 XRDY External Ready (Generates wait states while low). 13 /INT2 Level 2 Interrupt 14 n/c not connected **A5** Address Bus 5 15 /INT6 16 Level 6 Interrupt 17 Address Bus 6 A6 18 **A4** Address Bus 4 **GND** 19 Ground **A3** 20 Address Bus 3 A2 21 Address Bus 2 22 A7 Address Bus 7 **A**1 23 Address Bus 1 24 **A8** Address Bus 8 25 /FC0 Processor Function Code Status (bit 0) 26 **A9** Address Bus 9

```
Processor Function Code Status (bit 1)
27 /FC1
   A10
28
           Address Bus 10
           Processor Function Code Status (bit 2)
29 /FC2
30
   A11
           Address Bus 11
31
   GND
           Ground
32
   A12
           Address Bus 12
33
   A13
           Address Bus 13
34
           Interrupt Priority Level (bit 0)
   /IPL0
35 A14
           Address Bus 14
   /IPL1
           Interrupt Priority Level (bit 1)
36
37
   A15
           Address Bus 15
38
   /IPL2
           Interrupt Priority Level (bit 2)
39
   A16
           Address Bus 16
40
   /BERR Bus Error
41
   A17
          Address Bus 17
           Valid Peripheral Address (asserted by Gary)
42
   /VPA
43
   GND
           Ground
44
   Ε
           E Clock
45
   /VMA
           Valid Memory Address (asserted by Gary)
46 A18
           Address Bus 18
47
   /RST
           Reset
   A19
48
           Address Bus 19
   /HLT
49
           Halt
   A20
50
           Address Bus 20
   A22
51
           Address Bus 22
52 A21
           Address Bus 21
53 A23
           Address Bus 23
   /BR
54
           Bus Request
55
    GND
           Ground
56
           Bus Grant Acknowledge
    BGAC
    K
57
   D15
           Data Bus 15
58
   /BG
           Bus Grant
59
    D14
           Data Bus 14
60
           Data Transfer Acknowledge (normally asserted
   /
    DTAC
           by Gary)
```

```
K
61
   D13
           Data Bus 13
62 R/W
           Read/Write (high=read, low=write)
63
   D12
           Data Bus 12
   /LDS
           Lower Data Strobe
64
65
   D11
           Data Bus 11
   /UDS
           Upper Data Strobe
66
67
   GND
           Ground
68
   /AS
           Address Strobe
69
   D0
           Data Bus 0
70
    D10
           Data Bus 10
71
    D1
           Data Bus 1
    D9
72
           Data Bus 9
73
    D2
           Data Bus 2
74
    D8
           Data Bus 8
75
    D3
           Data Bus 3
76
    D7
           Data Bus 7
77
           Data Bus 4
    D4
78
    D6
           Data Bus 6
   GND
79
           Ground
80
    D5
           Data Bus 5
```

Note: Pin 7-80 is equivalent with the Amiga 500's pin 13-86 at the 86 pin Amiga 500 connector.

Contributor: Joakim Ögren

Source: <u>Darren Ewaniuk's CDTV Technical Information</u>

CDTV Expansion Slot Connector



CDTV Expansion Slot

```
8 10 12 14 16 18 20 22 24 26 28 30
        7 9 11 13 15 17 19 21 24 25 27 29
(At the computer)
30 PIN ??? CONNECTOR at the computer.
Pin Name Description
    GND
          Ground
1
2
    GND Ground
3
   VCC
         +5 VDC
   VCC
4
         +5 VDC
5
   SD1
         Data Bus 1
6
    SD0
          Data Bus 0
7
    SD3
        Data Bus 3
    SD2
8
        Data Bus 2
    SD5
9
          Data Bus 5
10 SD4
         Data Bus 4
   SD7
11
         Data Bus 7
          Data Bus 6
12
    SD6
13
   /
          DMA Request
    SDRE
    Q
   /INTX Interrupt Request
14
   /CSS
          Chip Select
15
          DMA Acknowledge
16
    SDAC
    K
   /IOR
17
          I/O Read
18
   /IOW
          I/O Write
          Address Bus 8
19
    8A
20
          7.16 MHz System
    7M
```

Clock

Address Bus 6

21

A6

```
Address Bus 7
22 A7
23
   A4
          Address Bus 4
24
   A5
          Address Bus 5
25
   A2
          Address Bus 2
26
   A3
          Address Bus 3
27
          +5 VDC
   /
    IFRS
    Т
28
   A1
          Address Bus 1
29
   GND
          Ground
30
   GND Ground
```

Contributor: <u>Joakim Ögren</u>

Source: <u>Darren Ewaniuk's CDTV Technical Information</u>

PC-Engine Cartridge Connector



PC-Engine Cartridge

Availble on the PC Engine.

(At the PC Engine)

UNKNOWN CONNECTOR at the PC Engine.

```
Descriptio
Pin Na
    me
         n
1
2
    ?
3
    A18 Address 18
4
    A16 Address 16
5
    A15 Address 15
6
    A12 Address 12
7
    A7
         Address 7
8
    A6
         Address 6
    A5
9
         Address 5
10
    A4
         Address 4
         Address 3
11
    A3
12
    A2
         Address 2
13
    A1
         Address 1
    A0
         Address 0
14
15
    D0
         Data 0
16
    D1
         Data 1
17
    D2
         Data 2
18
    GN
         Ground
    D
19
    D3
         Data 3
20
    D4
         Data 4
21
    D5
         Data 5
22
    D6
         Data 6
23
    D7
         Data 7
    /CE
24
         Chip
         Select
25
    A10 Address 10
```

```
26 /OE Output
        Enable
27
   A11 Address 11
28
       Address 9
   A9
29
   A8
       Address 8
30
   A13 Address 13
31
   A14 Address 14
32
   A17 Address 17
33
   A19 Address 19
34
   R/W Read/Write
35
   ?
36
   ?
37
   ?
38
   +5V +5 VDC
```

Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout by David Shadoff

This the e-mail address: daves@interlog.com

Choose this address in your e-mail reader.

SNES Cartridge Connector



SNES Cartridge

Availble on the Nintendo SNES.

(At the SNES)

UNKNOWN CONNECTOR at the SNES.

Pin	Name	Descriptio n
1		
2		
3		
4		
5	GND	Ground
6	A11	Address 11
7	A10	Address 10
8	A9	Address 9
9	A8	Address 8
10	A7	Address 7
11	A6	Address 6
12	A5	Address 5
13	A4	Address 4
14	A3	Address 3
15	A2	Address 2
16	A1	Address 1
17	A0	Address 0
18	/IRQ	Interrupt
19	D0	Data 0
20	D1	Data 1
21	D2	Data 2
22	D3	Data 3
23 24	/READ	Read ?
∠ 4	CIC	!

25 26	CIC /RAM ENABLE	? RAM Enable
27	VCC	+5 VDC
28		
29		
30		
31 32		
33		
34		
35		
36	GND	Ground
37	A12	Address 12
38	A13	Address 13
39	A14	Address 14
40	A15	Address 15
41	A16	Address 16
42 43	A17 A18	Address 17 Address 18
43 44	A10 A19	Address 19
45	A20	Address 20
46	A21	Address 21
47	A22	Address 22
48	A23	Address 23
49	/ROM	ROM
	ENABLE	Enable
50	D4	Data 4
51	D5	Data 5
52	D6	Data 6
53 54	D7	Data 7
54 55		Write ?
56		? ?
57	n/c	: Not
.	•	connected
58	VCC	+5 VDC

59 60

61

62

Contributor: <u>Joakim Ögren</u>

Source: Video Games FAQ (Part 3), Pinout by Thomas Rolfes

This the e-mail address: rolfes@uni-muenster.de
Choose this address in your e-mail reader.

TG-16 Cartridge Connector



TG-16 Cartridge

Availble on the TG-16.

(At the TG-16)

UNKNOWN CONNECTOR at the TG-16.

```
Descriptio
Pin Na
    me
         n
1
2
    ?
3
    A18 Address 18
    A16 Address 16
4
5
    A15 Address 15
    A12 Address 12
6
7
    A7
         Address 7
8
    A6
         Address 6
    A5
         Address 5
9
10
    A4
         Address 4
    A3
         Address 3
11
12
    A2
         Address 2
13
    A1
         Address 1
    A0
         Address 0
14
15
    D7
         Data 7
16
    D6
         Data 6
17
    D5
         Data 5
18
    GN
         Ground
    D
19
    D4
         Data 4
20
    D3
         Data 3
21
    D2
         Data 2
22
    D1
         Data 1
23
    D0
         Data 0
    /CE
24
         Chip
         Select
25
    A10 Address 10
```

```
26 /OE Output
        Enable
27
   A11 Address 11
28
       Address 9
   A9
29
   A8
       Address 8
30
   A13 Address 13
31
   A14 Address 14
32
   A17 Address 17
33
   A19 Address 19
34
   R/W Read/Write
35
   ?
36
   ?
37
   ?
38
   +5V +5 VDC
```

Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout by David Shadoff

ZX Spectrum AY-3-8912 Connector



26

D2

Data 2

ZX Spectrum AY-3-8912

Can be found at Sinclair ZX Spectrum's, I think

(At the computer)

```
UNKNOWN CONNECTOR at the computer.
            Description
Pin Name
    SOUND Sound C (Can be tied together with A & B)
    C
2
    PORT
            ?
            +5 VDC
    VCC
    SOUND Sound B (Can be tied together with A & C)
    В
5
    SOUND Sound A (Can be tied together with B & C)
    Α
            Ground
    GND
6
    PORT
            ?
7
8
    PORT
9
    PORT
10
    PORT
11
    PORT
            ?
    PORT
12
            ?
13
    PORT
    CLOCK ?
14
15
    CLOCK ?
    RESET Reset
16
            Address 8?
17
    A8
18
    BDIR
    BC2
            ?
19
20
    BC1
21
    D7
            Data 7
22
    D6
            Data 6
23
    D5
            Data 5
24
    D4
            Data 4
25
    D3
            Data 3
```

27 D1 Data 1 28 D0 Data 0

Contributor: <u>Joakim Ögren</u> Source: <u>ZX Spectrum FAQ</u>

This is the URL for the WWW page: http://users.ox.ac.uk/~uzdm0006/Damien/speccy/pinouts.html Open this address in your WWW browser.

ZX Spectrum ULA Connector



ZX Spectrum ULA

Can be found at Sinclair ZX Spectrum's, I think

(At the computer)

UNKNOWN CONNECTOR at the computer.

		The computer.
Pin	Name	Description
1		
2	/WR	Write
3	/RD	Read
4	/WE	Write Enable
5	A0	Address 0
6	A1	Address 1
7	A2	Address 2
8	A3	Address 3
9	A4	Address 4
10	A5	Address 5
11	A6	Address 6
12	/INT	Interrupt
13	+5V	+5 VDC (One of the +5V is decoupled through a RC-low-
		pass.)
14	+5V	+5 VDC (One of the +5V is decoupled through a RC-low-
		pass.)
15	U	Color-difference signals.
16	V	Color-difference signals.
17	/Y	Inverted Video+Sync.
18	D0	Data 0
19	T0	Keyboard Data 0
20	T1	Keyboard Data 1
21	D1	Data 1
22	D2	Data 2
23	T2	Keyboard Data 2
24	T3	Keyboard Data 3
25	D3	Data 3
26	T4	Keyboard Data 4
27	D4	Data 4

28	SOUN D	Analog-I/O-line for beep, save and load.
29	D5	Data 5
30	D6	Data 6
31	D7	Data 7
32	CLOC	The clock-source to the CPU including the inhibited T-
	K	states.
33	/IO-	(A0(CPU) OR /IORQ) for the I/O-port FEh
	ULA	
34	/ROM	ROM ChipSelect
	CS	
35	/RAS	Row Address Strobe
36	A14	Address 14
37	A15	Address 15
38	/MREQ	???
39	Q	The 14 MHz crystal. Other side grounded through
		capacitor.
40		

Contributor: <u>Joakim Ögren</u>

Source: ZX Spectrum FAQ

Spectravideo SVI318/328 Expansion Bus Connector



Spectravideo SVI318/328 Expansion Bus

(At the computer)
50 PIN MALE EDGE the computer.

```
Di Description
Pin Name
             r
             Power, 300mA
1
    +5v
              Game adaptor control signal
2
    CNTRL
    2
              Power, 100mA
3
    +12v
              Power, 50mA
    -12v
4
              🚾 Game adaptor control signal
5
    CNTRL
    1
    /WAIT
                 Z80 WAIT
6
              꾠 Z80 RST
7
    /RST
                 Buffered 3.58MHz system clock
    CPU
8
    CLK
    A15
                 Buffered Address bus
9
              NEW II
10
    A14
              NEW II
11
    A13
              NEW II
12
    A12
              NEW II
13
    A11
              NEW II
14
    A10
15
    A9
              NEW II
16
    A8
              NEW II
17
    A7
              NEW II
18
    A6
              NEW II
19
    A5
20
    A4
              NEW II
              NEW II
    A3
21
              NEW II
    A2
22
              NEW II
23
    A1
              NEW II
24
    A0
```

```
/RFSH
            RAM expansion refresh
25
            Video-CPU write select
26
   /
    EXCSR
            <sup>№</sup> Z80 M1
27
   /M1
            CPU-Video write select
28
   /
    EXCS
    W
            ™ Z80 WR
29
   /WR
            Z80 MREQ
30
   /MREQ
            Z80 IORQ
31
   /IORQ
            X80 RD
32
   /RD
33
              Buffered Data Bus
    D0
           1/
           0
34
    D1
           1/
           O
35
    D2
           1/
           O
           1/
36
    D3
           O
37
    D4
           O
38
    D5
           1/
           O
39
    D6
           1/
           0
40
    D7
           1/
           0
            Audio input signal
41
    CSOU
    ND
            NT Z80 INT
42
   /INT
            Disable user RAM
43
   /
    RAMDI
    S
              Disable basic ROM
44
    ROMDI
    S
              Enable bank 32 Memory (8000-
45
   /BK32
```

ffff) Enable bank 31 Memory (0000-/BK31 46 7FFF) Enable bank 22 Memory (8000-47 /BK22 FFFF) Enable bank 21 Memory (0000-/BK21 48 7FFF) System Ground 49 **GND** System Ground 50 **GND**

Contributer: Rob Gill

Source: SVI 328 Mk II User Manual

Spectravideo SVI318/328 Game Cartridge Connector



Spectravideo SVI318/328 Game Cartridge

(At the computer) 30 PIN FEMALE EDGE at the computer.

Pin Na

me

- 1 +5v
- 2 +5v
- 3 A7
- 4 A12
- 5 A6
- 6 A13
- 7 A5
- 8 A8
- 9 A4
- 10 A9
- 11 A3
- 12 A11
- 13 A10
- 14 A2
- 15 A0
- 16 A1
- 17 D0
- 18 D7
- 19 D1
- 20 D6
- 21 D2
- 22 D5
- 23 D3
- 24 D4
- 25 CCS
 - 3
- 26 CCS
 - 4
- 27 CCS

1 28 CCS 2 29 GN D 30 GN

Contributer: Rob Gill

Source: SVI 328 mk II user manual

MIDI Out Connector



MIDI Out

MIDI=Musical Instrument Digital Interface.

(At the peripheral)

(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

0 1 11	10111	00 (DINT1027)
Pin	Na	Description
	me	
1	n/c	Not
		connected
2	GN	Ground
	D	
3	n/c	Not
		connected
4	CSI	Current
	NK	Sink
5	CSR	Current
	С	Source

Contributor: Joakim Ögren

Source: ?

MIDI In Connector



MIDI In

MIDI=Musical Instrument Digital Interface.

(At the peripheral)

(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

	Na	Description
	me	
1	n/c	Not
		connected
2	n/c	Not
		connected
3	n/c	Not
		connected
4	CSR	Current
	С	Source
5	CSI	Current
	NK	Sink
Carati	ا برجان دان	a leima Öarram

Contributor: Joakim Ögren

Source: ?

Minuteman UPS Connector



Minuteman UPS

Is the directions right???

(At the UPS)

9 PIN D-SUB ??? at the UPS.

Pin Description

- 1 Unused
- 2 Battery power
- 3 Unused
- 4 Common (same as 7)
- 5 Low battery
- 6 RS-232 level shutdown
- 7 Common (same as 4)
- 8 Ground level shutdown (A500 and above, reserved on >A500)
- 9 Reserved

Pins 2 and 5 are connected to Common when they are true. On pin 6, an rs-232 high level (>9V) will shutdown, when running off the battery. On pin 8, shorting to ground will shutdown.

Contributor: Joakim Ögren


Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

C64 Power Supply Connector



C64 Power Supply

Availble at the Commodore 64.



7 PIN DIN 'O' FEMALE at the computer.

Pin Name

Shield

Ground

Shield

Ground

3 Shield

Ground

4 nc

5 +5v In

9Vac in 6

9Vac in

Contributor: Rob Gill

Source: Commodore 64 Programmers Reference Guide

Amstrad CPC6128 Stereo Connector



Amstrad CPC6128 Stereo

(At the computer)

(At the cable)

3.5 mm STEREO TELEPHONE FEMALE at the computer.

3.5 mm STEREO TELEPHONE MALE at the cable.

Pin Descriptio

n

L Left

Channel

R Right

Channel

GN Ground

D

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

Please send any comments to $\underline{\textit{Joakim Ögren}}.$

Connector Top 10 Menu



This is not exactly 10 entries, but the most common connectors. If you don't find what you're searching for here, look at the <u>full list</u>.

What does the the information that is listed for each connector mean? See the tutorial.

Buses:

- ISA (Technical)
- EISA (Technical)
- PCI (Technical)
- VESA LocalBus (VLB) (Technical)

In/Out:

- Serial (PC 9)
- Serial (PC 25)
- Parallel (PC)
- Centronics Printer

Video:

- VGA (15)
- VGA (9)
- Amiga Video

Joystick/Mouse:

- Gameport (PC)
- Mouse/Joy (Amiga)

Diskdrive:

Internal Diskdrive

Keyboard:

- Keyboard (5 PC)
- Keyboard (6 PC)

Data storage interfaces:

- SCSI Internal
- SCSI External Centronics 50
- SCSI External (Amiga/Mac)
- IDE Internal
- ATA Internal

Memories:

SIMM 30-pin

• <u>SIMM 72-pin</u>

Home audio/video:

• <u>SCART</u>

Networking:

• Ethernet 10Base-T Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Cable Menu



What does the the information that is listed for each connector mean? See the tutorial.

Nullmodem:

- Nullmodem (9p to 9p)
- Nullmodem (9p to 25p)
- Nullmodem (25p to 25p)
- Mac to C64 Nullmodem

Modem:

- Modem (9p to 25p)
- Modem (25p to 25p)
- Two-Wire Modem (9p to 25p)
- Two-Wire Modem (25p to 25p)
- Macintosh Modem (With DTR)
- Macintosh Modem (Without DTR)
- RocketPort Serial (25) Cable

Printer:

- Centronics Printercable №
- Serial Printer (9p to 25p)
- Serial Printer (25p to 25p)
- <u>C64 Centronics Printer</u>

Parallel:

- LapLink/InterLink Parallel №
- ParNet Parallel
- 64NET
- GEOCable

Misc Serial:

- Cisco Console (9p)
- Cisco Console (25p)
- Conrad Electronics MM3610D (9p)
- Conrad Electronics MM3610D (25p)
- Mac to HP48

Loopback plugs:

- Parallel Port Loopback (Norton)
- Parallel Port Loopback (Checklt)
- Serial Port Loopback (9p Norton)

- Serial Port Loopback (25p Norton)
- Serial Port Loopback (9p Checklt)
- Serial Port Loopback (25p Checklt)

Data storage:

- Floppy cable
- IDE cable
- SCSI cable (Amiga/Mac)
- SCSI Cable (D-Sub to Hi D-Sub)
- ST506/412 cable
- ESDI cable
- Paravision SX1 to IDE

TV/Video/Monitor:

- Video to TV SCART cable
- Amiga to SCART cable
- 9 to 15 pin VGA cable
- Amiga to C1084 Monitor cable
- C128/C64C to CBM 1902A Monitor cable
- C128/C64C to SCART (S-Video) cable
- NeoGeo to SCART cable

Networking:

- Ethernet 10/100Base-T Crossover cable
 №
- Ethernet 10/100Base-T Straight Thru cable
- Ethernet 100Base-T4 Crossover cable №

Misc:

- ParaLoad cable
- X1541 cable
- MIDI cable
- Misc unsupported cables

Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Cable Tutorial



Short tutorial

Heading

First at each page there a short heading describing the cable.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.


(To the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

(To the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.

(To the Computer)



Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

25 PIN D-SUB MALE to the Computer 36 PIN CENTRONICS MALE to the Printer.

Pin table

The pin table is perhaps the information you're looking for. Should be simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

25- 36-

	DSub	Cen
Strobe	1	1
Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	4
Data Bit 3	5	5
Data Bit 4	6	6
Data Bit 5	7	7
Data Bit 6	8	8
Data Bit 7	9	9

Contributor & Source

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I'm bad at writing the source, but I'll try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Nullmodem (9-9) Cable



Nullmodem (9-9) Cable

Use this cable between two <u>DTE</u> devices (for instance two computers). (To Computer 1).

(To Computer 2).
9 PIN D-SUB FEMALE to Computer 1.
9 PIN D-SUB FEMALE to Computer 2.

·	D-Sub	D-Sub	
	1	2	
Receive Data	2	3	Transmit Data
Transmit Data	3	2	Receive Data
Data Terminal Ready	4	6+1	Data Set Ready + Carrier
			Detect
System Ground	5	5	System Ground
Data Set Ready + Carrier	6+1	4	Data Terminal Ready
Detect			
Request to Send	7	8	Clear to Send
Clear to Send	8	7	Request to Send

Note: DSR & CD are jumpered to fool the programs to think that their online.

Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson

Source: ?

This the e-mail address:

drew@ss.org

Choose this address in your e-mail reader.

Nullmodem (9-25) Cable



Nullmodem (9-25) Cable

Use this cable between two <u>DTE</u> devices (for instance two computers). (To Computer 1).

(To Computer 2). 9 PIN D-SUB FEMALE to Computer 1. 25 PIN D-SUB FEMALE to Computer 2.

D-Sub	D-Sub	
9	25	
2	2	Transmit Data
3	3	Receive Data
4	6+8	Data Set Ready + Carrier
		Detect
5	7	System Ground
6+1	20	Data Terminal Ready
7	5	Clear to Send
8	4	Request to Send
	9 2 3 4 5 6+1 7	9 25 2 2 3 3 4 6+8 5 7 6+1 20 7 5

Note: DSR & CD are jumpered to fool the programs to think that their online.

Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson

Source: ?

Nullmodem (25-25) Cable



Nullmodem (25-25) Cable

Use this cable between two <u>DTE</u> devices (for instance two computers). (To Computer 1).

(To Computer 2). 25 PIN D-SUB FEMALE to Computer 1. 25 PIN D-SUB FEMALE to Computer 2.

	D-Sub	D-Sub	
	1	2	
Receive Data	3	2	Transmit Data
Transmit Data	2	3	Receive Data
Data Terminal Ready	20	6+8	Data Set Ready + Carrier
			Detect
System Ground	7	7	System Ground
Data Set Ready + Carrier	6+8	20	Data Terminal Ready
Detect			•
Request to Send	4	5	Clear to Send
Clear to Send	5	4	Request to Send

Note: DSR & CD are jumpered to fool the programs to think that their online.

Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson

Source: ?

Mac to C64 Nullmodem Cable



Mac to C64 Nullmodem Cable

The RS-232 standard on the C64 is a little bit strange. It uses inverted TTL level for the signals. The RS-422 ports on the Macintosh has both an inverted and non-inverted input. By using the inverted instead of non-inverted the inverted C64 level is back to normal.

```
3
4
1
2 (At the Computer)
```

(To the C64).

8 PIN MINI-DIN MALE to the Macintosh. DZM 12 DREH to the C64 UserPort.

	Mac	C64	
GND+RX	4+5	1+12+A	GND
D-		+N	
RXD+	8	M	TXD (PA2)
TXD+	6	B+C	RXD
			(FLAG2+PB0)
		D+E	RTS+DTR
			(PB1+PB2)

Contributor: Joakim Ögren, Pierre Olivier

Source: Usenet posting in comp.sys.cbm, <u>A very simple C64 to Macintosh serial cable</u> by <u>Chris Baird</u>

This is the URL for the WWW page: http://stekt.oulu.fi/~jopi/electronics/cbm/C64_to_mac Open this address in your WWW browser.

This the e-mail address: c8923075@cs.newcastle.edu.au
Choose this address in your e-mail reader.

Modem (9-25) Cable



Modem (9-25) Cable

This cable should be used for <u>DTE to DCE</u> (for instance computer to modem) connections with hardware handshaking.

(To Computer).

(To Modem).
9 PIN D-SUB FEMALE to the Computer
25 PIN D-SUB MALE to the Modem

	Fema	Ma	Di
	le	le	r
Shield		1	NEW
Transmit Data	3	2	NEW
Receive Data	2	3	NEW
Request to Send	7	4	NEW
Clear to Send	8	5	NEW
Data Set Ready	6	6	NEW
System Ground	5	7	NEW
Carrier Detect	1	8	NEW
Data Terminal	4	20	NEW
Ready			
Ring Indicator	9	22	NEW

Contributor: <u>Joakim Ögren</u>, <u>Søren Graversen</u>

Source: ?

This the e-mail address:
graver@post1.tele.dk
Choose this address in your e-mail reader.

Modem (25-25) Cable



Modem (25-25) Cable

This cable should be used for <u>DTE to DCE</u> (for instance computer to modem) connections with hardware handshaking.

(To Computer).

(To Modem). 25 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

	Fema	Ma	Di
	le	le	r
Shield Ground	1	1	NEW
Transmit Data	2	2	NEW
Receive Data	3	3	NEW
Request to Send	4	4	NEW
Clear to Send	5	5	NEW
Data Set Ready	6	6	NEW
System Ground	7	7	NEW
Carrier Detect	8	8	NEW
Data Terminal	20	20	NEW
Ready			
Ring Indicator	22	22	NEW

Contributor: <u>Joakim Ögren</u>, <u>Søren Graversen</u>

Source: ?

Two-Wire Modem (9-25) Cable



Two-Wire Modem (9-25) Cable

This cable should be used for <u>DTE to DCE</u> (for instance computer to modem) connections without hardware handshaking.

(To Computer).

(To Modem).
9 PIN D-SUB FEMALE to the Computer
25 PIN D-SUB MALE to the Modem

Foma	Ma	Di
		r
	1	NEW.
		NEW
		1040
5	1	
7		NEW
8		NEW
6		NEW
1		NEW
4		NEW
	4	NEW
	5	NEW
	6	NEW
	8	NEW
	20	NEW
	8 6 1	le le 1 3 2 2 3 5 7 7 8 6 1 4 5 6 8

Contributor: Joakim Ögren

Source: ?

Two-Wire Modem (25-25) Cable



Two-Wire Modem (25-25) Cable

This cable should be used for <u>DTE to DCE</u> (for instance computer to modem) connections without hardware handshaking.

(To Computer).

(To Modem).

25 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

Shield Ground Transmit Data Receive Data System Ground	Fema le 1 2 3 7	Ma le 1 2 3 7	Di r
Jumper these: Request to Send Clear to Send	4 5		NEW
Data Set Ready Carrier Detect Data Terminal Ready	6 8 20		NEW NEW
Request to Send Clear to Send		4 5	HEM
Data Set Ready Carrier Detect Data Terminal Ready		6 8 20	NEW NEW

Contributor: Joakim Ögren


Source: ?

Macintosh Modem (With DTR) Cable



Macintosh Modem (With DTR) Cable

This cable should be used for $\underline{\mathsf{DTE}}$ to $\underline{\mathsf{DCE}}$ (for instance computer to modem) connections with DTR.



(To the Modem).
8 PIN MINI-DIN MALE to the Computer.
25 PIN D-SUB MALE to the Modem

Ma	Di	Mode	
С	r	m	
1	NEW	4+20	RTS+D
			TR
2	NEW	5	CTS
3	NEW	2	TxD
5	NEW	3	RxD
4+	-	7	GND
8			
5	NEW	8	DCD
	c 1 2 3 5 4+ 8	c r 1 New 2 New 3 New 4+ - 8	1

Contributor: <u>Joakim Ögren</u>, <u>Pierre Olivier</u>


Source: comp.sys.mac.comm FAQ Part 1

Macintosh Modem (Without DTR) Cable



Macintosh Modem (Without DTR) Cable

This cable should be used for $\underline{\mathsf{DTE}}$ to $\underline{\mathsf{DCE}}$ (for instance computer to modem) connections without DTR.



(To the Modem).

8 PIN MINI-DIN MALE to the Computer.

25 PIN D-SUB MALE to the Modem

	Mac	Dir	Mode	
			m	
HSKo	1	NEW.	4	RTS
HSKi	2	NEW	5	CTS
TxD-	3	NEW	2	TxD
RxD-	5	NEW	3	RxD
GND+Rx	4+8	-	7	GND
D+				
			6+20	DSR+D
				TR
RxD- GND+Rx	5		3 7	RxD GND DSR+D

Contributor: <u>Joakim Ögren</u>, <u>Pierre Olivier</u> Source: <u>comp.sys.mac.comm FAQ Part 1</u>

RocketPort Serial (25) Cable



RocketPort Serial (25) Cable

Use this cable to connect a RocketPort serialport card to a modem.

(To the RocketPort card)

(To the modem).

RJ45 MALE CONNECTOR to the RocketPort card.

25 PIN D-SUB MALE to the modem

Description	RJ4	D-	Di
	5	Sub	r
Request To Send	1	4	NEW
Data Terminal	2	20	NEW
Ready			
Ground	3	7	NEW
Trancieve Data	3	2	NEW
Receive Data	6	3	NEW
Data Carrier Detect	6	8	NEW
Data Set Ready	7	6	NEW
Clear To Send	8	5	NEW

Contributor: Joakim Ögren, Karl Asha

Source: ?

Printer Cable



Printer Cable

(To the Computer)

(To the Printer)
25 PIN D-SUB MALE to the Computer
36 PIN CENTRONICS MALE to the Printer.

	25-	36-Cen
	DSub	
Strobe	1	1
Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	4
Data Bit 3	5	5
Data Bit 4	6	6
Data Bit 5	7	7
Data Bit 6	8	8
Data Bit 7	9	9
Acknowledg	10	10
е		
Busy	11	11
Paper Out	12	12
Select	13	13
Autofeed	14	14
Error	15	32
Reset	16	31
Select	17	36
Signal	18	33
Ground		
Signal	19	19,20
Ground		
Signal	20	21,22
Ground		
Signal	21	23,24
Ground		

Signal	22	25,26
Ground		
Signal	23	27
Ground		
Signal	24	28,29
Ground		
Signal	25	30,16
Ground		
Shield	Shield	Shield+
		17

Contributor: <u>Joakim Ögren</u>, <u>Petr Krc</u>

Source: ?

Serial Printer (9-25) Cable



Serial Printer (9-25) Cable

Use this cable between two a computer (<u>DTE</u>) and a printer (<u>DTE</u>) devices. (To Computer).

(To Printer).
9 PIN D-SUB FEMALE to Computer.
25 PIN D-SUB FEMALE to Printer.

	D-Sub	D-Sub	
	1	2	
Receive Data	3	3	Transmit Data
Transmit Data	2	2	Receive Data
Clear To Send + Data Set Ready	8 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal	1 + 4		
Ready Ground	5	7	Ground

Contributor: Joakim Ögren

Source: ?

Serial Printer (25-25) Cable



Serial Printer (25-25) Cable

Use this cable between two a computer (<u>DTE</u>) and a printer (<u>DTE</u>) devices. (To Computer).

(To Printer).
25 PIN D-SUB FEMALE to Computer.
25 PIN D-SUB FEMALE to Printer.

	D-Sub	D-Sub	
	1	2	
Receive Data	2	3	Transmit Data
Transmit Data	3	2	Receive Data
Clear To Send + Data Set Ready	5 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal Ready	8 + 20		·
Ground	7	7	Ground

Contributor: Joakim Ögren

Source: ?

C64 Centronics Printer Cable



C64 Centronics Printer Cable

Requires a cartridge with Centronics support (TFCIII or ActionReplay.) (To the C64).

(To the Printer)
DZM 12 DREH to the C64 UserPort.
36 PIN CENTRONICS MALE to the Printer.

	C64	Di Printe	
		r r	
GND	1,12,	*** 19-	Ground
	A,N	30,33	
FLAG	В	10 new	Acknowledg
2			е
PB0	С	*** 2	Data 0
PB1	D	*** 3	Data 1
PB2	E	*** 4	Data 2
PB3	F	1000 5	Data 3
PB4	Н	1000 6	Data 4
PB5	J	^{NEW} 7	Data 5
PB6	K	8	Data 6
PB7	L	1000 9	Data 7
PA2	M	*** 1	Strobe
GND	3	*** 31	Initialize
			Printer

Contributor: Joakim Ögren

Source: CBM Memorial Page Pinouts, pinout by Roy Kannady

This the e-mail address: kannady@pogo.den.mmc.com Choose this address in your e-mail reader.

LapLink/InterLink Parallel Cable



LapLink/InterLink Parallel Cable

Will work with:

- LapLink from Travelling Software
- MS-DOS v6.0 InterLink from Microsoft
- Windows 95 Direct Cable connection from Microsoft
- Norton Commander v4.0 & v5.0 from Symantec
 (To Computer 1).

(To Computer 2).

25 PIN D-SUB MALE to Computer 1. 25 PIN D-SUB MALE to Computer 2.

Name	Pi	Ρi	Name
	n	n	
Data Bit 0	2	1 5	Error
Data Bit 1	3	1	Select
Data Bit 2	4	3 1 2	Paper Out
Data Bit 3	5	2	Acknowled
Data Bit 4	6	0 1	ge Busy
		1	
Acknowledg e	1	5	Data Bit 3
Busy	1	6	Data Bit 4
Paper Out	1	4	Data Bit 2
Select	2	3	Data Bit 1
Error	3	2	Data Bit 0
Reset	5 1	1	Reset

6 6

Select 1 1 Select

7 7

Signal 2 2 Signal Ground 5 5 Ground

Contributor: <u>Joakim Ögren</u>

Source: ?

ParNet Parallel Cable



ParNet Parallel Cable

(To Computer 1).

(To Computer 2). 25 PIN D-SUB MALE to Computer 1. 25 PIN D-SUB MALE to Computer 2.

Name	Pin	Pin	Name
Data Bit 0	2	2	Data Bit 0
Data Bit 1	3	3	Data Bit 1
Data Bit 2	4	4	Data Bit 2
Data Bit 3	5	5	Data Bit 3
Data Bit 4	6	6	Data Bit 4
Data Bit 5	7	7	Data Bit 5
Data Bit 6	8	8	Data Bit 6
Data Bit 7	9	9	Data Bit 7
Acknowledge +	10+	10+	Acknowledge +
Select	13	13	Select
Busy	11	11	Busy
Paper Out	12	12	Paper Out
Signal Ground	17-	17-	Signal Ground
	25	25	

Contributor: Joakim Ögren

Source: ?

64NET Cable



64NET Cable

```
№ (To C64).
```

(To PC).
DZM 12 DREH to the C64 UserPort.
25 PIN D-SUB MALE to the PC

C6 Di P C 4 GN Α **GN** 5 D D PB0 C 1 / AC K PB1 D BU SY NEW 1 PB2 E PE 2 **NEW** 5 PB3 F D3 **NEW** 6 PB4 H D4 PB5 J D5 **NEW** 8 PB6 K D6 NEW 9 PB7 L D7

Contributor: Joakim Ögren

Source: 64NET v1.82.58 documentation by <u>Paul Gardner-Stephen</u>

This the e-mail address:
gardners@ist.flinders.edu.au
Choose this address in your e-mail reader.

GEOCable Cable



GEOCable Cable

(To the C64).

(To the Printer)
DZM 12 DREH to the C64 UserPort.

36 PIN CENTRONICS MALE at the Printer.

C6 Print 4 er Groun A 33 Grou nd Flag 2 B 11 Busy 2 C PB0 Data 1 PB1 Data D 3 2 PB2 Ε 4 Data 3 PB3 F 5 Data 4 PB4 Η Data 6 7 PB5 J Data 6 PB6 K 8 Data 7 PB7 9 Data PA2 M 1 Stro be Groun N 16 Grou d nd

Contributor: Joakim Ögren

Source: comp.sys.cbm General FAQ v3.1 Part 7

Cisco Console (9) Cable



Cisco Console (9) Cable

Use this cable to configure a Cisco router thru the Console port at the router. (To Computer).

(To the Cisco router)
9 PIN D-SUB FEMALE to the Computer
RJ45 MALE CONNECTOR to the Cisco router.

	Fema	Mal	Di
	le	е	r
Receive Data	2	3	NEW
Transmit Data	3	6	NEW
Data Terminal Ready	4	7	NEW
Ground (use as shield)	5		NEW
Data Set Ready	6	2	NEW
Request to Send	7	8	NEW
Clear to Send	8	1	NEW

Contributor: <u>Joakim Ögren</u>, <u>Damien Miller</u>

Source: ?

Cisco Console (25) Cable



Cisco Console (25) Cable

Use this cable to configure a Cisco router thru the Console port at the router. (To Computer).

(To the Cisco router)
25 PIN D-SUB FEMALE to the Computer
RJ45 MALE CONNECTOR to the Cisco router.

	Fema	Mal	Di
	le	е	r
Shield Ground	1		NEW
Transmit Data	2	6	NEW
Receive Data	3	3	NEW
Request to Send	4	8	NEW
Clear to Send	5	1	NEW
Data Set Ready	6	2	NEW
Data Terminal	20	7	NEW
Ready	_		

Contributor: <u>Joakim Ögren</u>, <u>Damien Miller</u>

Source: ?

Conrad Electronics MM3610D (9) Cable



Conrad Electronics MM3610D Cable

Use this cable to connect a Conrad Electronics Multimeter 3610D to a PC:s serialport. (To PC).

(To multimeter).
9 PIN D-SUB FEMALE to PC.
5 PIN UNKNOWN CONNECTOR to the multimeter

P. Conr. Di

		Conr	וט
	C	ad	r
Request To Send	7	1	NEW
Receive Data	2	2	NEW
Transmit Data	3	3	NEW
Data Terminal	4	4	HEW
Ready			
Ground	5	5	NEW

Contributor: <u>Joakim Ögren</u>, <u>Anselm Belz</u>

Source: ?

Conrad Electronics MM3610D (25) Cable



Conrad Electronics MM3610D Cable

Use this cable to connect a Conrad Electronics Multimeter 3610D to a PC:s serialport. (To PC).

(To multimeter).25 PIN D-SUB FEMALE to PC.5 PIN UNKNOWN CONNECTOR to the multimeter

	Р	Conr	Di
	C	ad	r
Request To Send	4	1	NEW
Receive Data	3	2	NEW
Transmit Data	2	3	NEW
Data Terminal	2	4	NEW
Ready	0		
Ground	7	5	NEW


Contributor: <u>Joakim Ögren</u>, <u>Anselm Belz</u>

Source: ?

Mac to HP48 Cable



Mac to HP48 Cable



(To the HP48). 8 PIN MINI-DIN MALE to the Computer. 4 PIN ??? FEMALE to the HP48

	Mac	HP48	
TxD-	3		Rx
			D
RxD-	5		TxD
GND+Rx	4+8		GN
D+			D
Shield	SHIE	SHIE	Shi
	LD	LD	eld

Contributor: Joakim Ögren, Pierre Olivier

Sources: Usenet posting in comp.sys.cbm, <u>Mac to C64 Interface</u> by <u>Tomas Moberg</u>

Sources: Usenet posting in comp.sys.cbm, <u>A very simple C64 to Macintosh serial cable</u> by <u>Chris Baird</u>

This the e-mail address:

fr94tmg@ing.umu.se

Choose this address in your e-mail reader.

Parallel Port Loopback (Norton)



Parallel Port Loopback (Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.

(To Computer).

25 PIN D-SUB MALE to Computer.

Name Pi Pi Name

n n

Data Bit 0 2 1 Error

5

Data Bit 1 3 1 Select

3

Data Bit 2 4 1 Paper Out

2

Data Bit 3 5 1 Acknowle

0 dge

Data Bit 4 6 1 Busy

1

Contributor: Joakim Ögren

Source: ?

Parallel Port Loopback (Checklt)



Parallel Port Loopback (Checklt)

Used to verify that a port is working. This one works with CheckIt. (To Computer).

25 PIN D-SUB MALE to Computer.

Name	Ρi	Ρi	Name
	n	n	
Busy	1	1	Select
	1	7	Input
Acknowled	1	1	Initialize
ge	0	6	
Paper end	1	1	Auto
	2	4	Feed
Select	1	1	Strobe
	3		
Data Bit 0	2	1	Error
		5	

Contributor: Joakim Ögren, "Coolsys"

Source: ?

This the e-mail address:
coolsys@geocities.com
Choose this address in your e-mail reader.

Serial Port Loopback (9 Norton)



Serial Port Loopback (9 Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.

(To Computer).
9 PIN D-SUB FEMALE to Computer.

Name Pi Pi Pin Pin n n Sumpering 2 3 1 Sumpering 7 8 Sumpering 1 4 6 9 3

Contributor: Joakim Ögren

Source: ?

Please send any comments to $\underline{\textit{Joakim Ögren}}.$

Serial Port Loopback (25 Norton)



Serial Port Loopback (25 Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.

```
(To Computer).
```

25 PIN D-SUB FEMALE to Computer.

```
Name Pi Pi Pin Pin n n Sumpering 2 3 1 Sumpering 4 5 Sumpering 6 8 20 22 3 Sumpering 6 8 20 22 3
```

Contributor: Joakim Ögren

Source: ?

Please send any comments to $\underline{\textit{Joakim Ögren}}.$

Serial Port Loopback (9 Checklt)



Serial Port Loopback (9 Checklt)

Used to verify that a port is working. This one works with CheckIt. (To Computer).

9 PIN D-SUB FEMALE to Computer.

Name Pi Pi Na

n n me CD 1 **DSR** 6 CD 1 9 RI RXD 2 3 TXD 4 6 DSR DTR 7 **CTS** RTS 8

Contributor: Joakim Ögren, "Coolsys"

Source: ?

Serial Port Loopback (25 Checklt)



Serial Port Loopback (25 Checklt)

Used to verify that a port is working. This one works with Checklt.

™ (To Computer).

25 PIN D-SUB FEMALE to Computer.

Name Pi Pi Pin Pin n n Sumpering 2 3 Sumpering 4 5 Sumpering 6 8 20 22 Sumpering 6 8 20 22

Contributor: Joakim Ögren, "Coolsys"

Source: ?

Floppy Cable



Floppy Cable

The original floppy cable required that each drive was jumpered to the right ID. But IBM come up with an idea to avoid jumpering the floppies.

If wire 10-16 are twisted before the last connector the jumpering is avoided. Each drive should be jumpered to act as Drive 2. If only one drive is used then leave the middle connector free.

The IDC could also be an edge connector on some old drives.

```
Controller
         Drive 2
             Twist
                Drive 1
+--+
                +--+
<-Pin 1
|::|========
          |====|
|::|========|
|::|========|
+--+
(To the Controller)
(To the Drive 2)
```

(To the Drive 1)

34 PIN IDC FEMALE to the Controller.

34 PIN IDC FEMALE to the Drive 2.

34 PIN IDC FEMALE to the Drive 1.

	Control	Drive	Drive
	ler	1	2
Wire 1-9	1-9	1-9	1-9
Wire 10	10	16	10
Wire 11	11	15	11
Wire 12	12	14	12
Wire 13	13	13	13
Wire 14	14	12	14
Wire 15	15	11	15
Wire 16	16	10	16
Wire 17-	17-34	17-34	17-34
34			

Contributor: <u>Joakim Ögren</u> Source: <u>TheRef TechTalk</u>

IDE Cable



IDE Cable

The IDE interface requires only one cable. All pins straight from 1 to 1, 2 to 2 and so on. The drives can be connected in any order. Only remember that one should be jumpered as Master and the other as Slave. If only one drive is used, jumper it as Single (if such a mode exists, or most common Master else).

```
Controller
                 Drive 1 or 2
                             Drive 1 or 2
+--+
                    +--+
                                  +--+
|::|========|::|======|::|
                                       <-Pin 1
|::|=======|::|======|::|
        =========|::|========|::|
|::|========|::|======|::|
|::|=======|::|======|::|
|::|=======|::|======|::|
|::|=======|::|
+--+
(To the Controller)
(To the Drive 1)
(To the Drive 2)
40 PIN IDC FEMALE to the Controller.
40 PIN IDC FEMALE to the Drive 1.
40 PIN IDC FEMALE to the Drive 2.
        Control Drive
                      Drive
        ler
Wire 1-
        1-40
                1-40
                      1-40
40
Contributor: Joakim Ögren
```

Source: ?

SCSI Cable (Amiga/Mac)



SCSI Cable (Amiga/Mac)

(To the Amiga/Mac).

(To the Peripherial).

25 PIN D-SUB FEMALE to the Amiga/Mac. 50 PIN IDC FEMALE to the Peripherial.

	DSu	ID
	b	С
Request	1	48
Message	2	42
Input/Output	3	50
Reset	4	40
Acknowledge	5	38
Busy	6	36
Data Bus 0	8	2
Data Bus 3	10	8
Data Bus 5	11	12
Data Bus 6	12	14
Data Bus 7	13	16
Control/Data	15	46
Attention	17	32
Select	19	44
Data Parity	20	18
Data Bus 1	21	4
Data Bus 2	22	6
Data Bus 4	23	10
Termination	25	26
Power		

Power

Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to the all odd pins except 25 at the IDC connector.

Contributor: Joakim Ögren

Source: ?

SCSI Cable (D-Sub to Hi D-Sub)



SCSI Cable (D-Sub to Hi D-Sub)

(To the Amiga/Mac).

(To the Peripherial).

25 PIN D-SUB MALE to the Amiga/Mac.

50 PIN HI-DENSITY D-SUB MALE to the Peripherial.

	DSu	Hi
	b	DSub
Request	1	49
Message	2	46
Input/Output	3	50
Reset	4	45
Acknowledge	5	44
Busy	6	43
Data Bus 0	8	26
Data Bus 3	10	29
Data Bus 5	11	31
Data Bus 6	12	32
Data Bus 7	13	33
Control/Data	15	48
Attention	17	41
Select	19	47
Data Parity	20	34
Data Bus 1	21	27
Data Bus 2	22	28
Data Bus 4	23	30
Termination	25	38
Power		

Power

Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to pins 1-25 at the Hi-density D-Sub connector.

Contributor: Joakim Ögren

Source: ?

ST506/412 Cable



ST506/412 Cable

The ST506/412 interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be nescessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.

```
Controller
           Drive 2
                 Twist
                     Drive 1
            +--+
                         <-Pin 1
|::|=======|
             |========|
|::|=========
              |=======|
|::|======|
             |========|
|::|======| |====|
|::|========|
+ - - +
```

Control cable

(To the Controller)

(To the Drive 2)

(To the Drive 1)

34 PIN IDC FEMALE to the Controller.

34 PIN IDC FEMALE to the Drive 2.

34 PIN IDC FEMALE to the Drive 1.

	Control ler	Drive 1	Drive 2
Wire 1-24	1-9	1-9	1-9
Wire 25	25	29	25
Wire 26	26	28	26
Wire 27	27	27	27
Wire 28	28	26	28
Wire 29	29	25	29
Wire 30-	30-34	30-34	30-34
34			

Data cable

(To the Controller)

(To the Drive)

20 PIN IDC FEMALE to the Controller. 20 PIN IDC FEMALE to the Drive.

T LIVIALL TO THE DITVE

Control Driv

ler e

Wire 1- 1-20 1-

20 20

Contributor: <u>Joakim Ögren</u> Source: <u>TheRef TechTalk</u>

ESDI Cable



ESDI Cable

The ESDI interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be nescessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.

```
Controller
              Drive 2
                     Twist
                           Drive 1
                               <-Pin 1
|::|=======|
                 |========|
|::|=======|
                  |=======|
|::|=======|
                 |========|
|::|=======|
                 |====|
                 |=====|
                 |========|
+ - - +
```

Control cable

(To the Controller)

(To the Drive 2)

(To the Drive 1)

34 PIN IDC FEMALE to the Controller.

34 PIN IDC FEMALE to the Drive 2.

34 PIN IDC FEMALE to the Drive 1.

	Control	Drive	Drive
	ler	1	2
Wire 1-24	1-9	1-9	1-9
Wire 25	25	29	25
Wire 26	26	28	26
Wire 27	27	27	27
Wire 28	28	26	28
Wire 29	29	25	29
Wire 30-	30-34	30-34	30-34
34			

Data cable

(To the Controller)

(To the Drive)

20 PIN IDC FEMALE to the Controller.

20 PIN IDC FEMALE to the Drive.

Control Driv

ler e

Wire 1- 1-20 1-

20 20

Contributor: <u>Joakim Ögren</u>

Source: TheRef TechTalk

Paravision SX1 to IDE Cable



Paravision SX1 to IDE Cable

Can be used to connect a normal IDE harddisk to the Paravision SX1. Paravision was earlier known as Microbotics.

(To the controller)

(To the Harddrive)

37 PIN D-SUB FEMALE to the controller.

40 PIN IDC FEMALE to the harddisk.

Description	D-	ID
Drive Deset	Sub	
Drive Reset	1	1
Data bit 0	2	17
Data bit 2	3	13
Data bit 4	4	9
Data bit 6	5	5
Ground	6	2
Data bit 8	7	4
Data bit 10	8	8
Data bit 12	9	12
Data bit 14	10	16
Ground	11+1	
3.73 (6.	2	. •
Ground	13+1	22
	4	
Ground	15+1	24
	6	
Ground	17	26
5V Power	18	n/
		С
5V Power	19	n/
		С
Ground	20	30
Data bit 1	21	21
Data bit 3	22	22

Data bit 5	23	23
Data bit 7	24	24
Ground	25	40
Data bit 9	26	26
Data bit 11	27	27
Data bit 13	28	28
Data bit 15	29	29
I/O Write	30	23
I/O Read	31	25
Interrupt	32	31
Request		
Address bit 2	33	36
Address bit 1	34	33
Address bit 0	35	35
Chip Select 1	36	38
Chip Select 0	37	37

Note: Pin 18+19 (+5V) can be used to power the harddisk. But most harddisks require both +5V and +12V.

Contributor: Joakim Ögren

Source: ?

Video to TV SCART Cable



Video to TV SCART cable

(To the TV)

(To the Video Recorder)
21 PIN SCART MALE to the TV.
21 PIN SCART MALE to the Video Recorder.

21 PIN SCART MALE to the Video Recorder.					
		VC			
Audio Right Out Audio Right In Audio Left Out	1 2	R 2 1	Audio Right In Audio Right Out Audio Left In		
Audio Left In Audio Ground	6	6 3 4	Audio Left III Audio Left Out Audio Ground		
Red	1 5	15	Red		
Red Ground	1 3	13	Red Ground		
Green	1 1	11	Green		
Green Ground Blue	7	9	Green Ground Blue		
Blue Ground		5	Blue Ground		
Status / 16:9 Reserved	8 1 0	8 10			
Reserved	1 2	12	Reserved		
Fast Blanking Ground	1 4	14	Fast Blanking Ground		
Fast Blanking	1 6	16	Fast Blanking		
Video Out Ground	1	18	Video In Ground		

Video In Ground

1 17 Video Out Ground

8 Video Out

1 20 Video In

9 Video In Ground

2 19 Video Out

0 Ground

1 Cround

1

Contributor: Joakim Ögren

Source: ?

Amiga to SCART Cable



Amiga to SCART cable

(To the Amiga)

(To the TV)
23 PIN D-SUB FEMALE to the Amiga
21 PIN SCART MALE to the TV

	_ 10 1110	. v	
	Ami ga	TV	
Analog Red Analog Green Analog Blue Composite Sync Video GND GND +12V +12V	3 4 5 10 17 19 22 22	15 11 7 20 17 18 16 8	RGB Red In RGB Green In RGB Blue In Video In Video GND Blanking GND Blanking (Connect via a 150 Ohm resistor) Audio/RGB switch (Connect via a 1 kOhm resistor)
Phono Right Phono Right GND		2 4	Audio IN Right GND
Phono Left Phono Left GND		6 4	Audio IN Left GND

Contributor: Joakim Ögren

Source: ?

9 to 15 pin VGA Cable



9 to 15 pin VGA cable

(To the Computer)

(To the Monitor)
9 PIN D-SUB MALE to the Computer
15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor

	9-	15-
	Pin	Pin
Red Video	1	1
Green Video	2	2
Blue Video	3	3
Horizontal	4	13
Sync		
Vertical Sync	5	14
Red GND	6	6
Green GND	7	7
Blue GND	8	8
Sync GND	9	10 +
		11

Contributor: Joakim Ögren

Source: ?

Amiga to C1084 Monitor Cable



Amiga to C1084 Monitor Cable

(To the Amiga)

(At the Monitor)
23 PIN D-SUB FEMALE to the Amiga.
6 PIN DIN MALE at the Monitor.

	Ami	C108	
	ga	4	
R	3	4	R
G	4	1	G
В	5	5	В
SYN	10	2	HSY
С			NC
GND	16	3	GND

Contributor: Joakim Ögren

Source: Usenet posting in sfnet.harrastus.elektroniikka, Philips 1084 monarin kytkenta by Kari Hautanen

This the e-mail address: kari.hautanen@compart.fi

Choose this address in your e-mail reader.

C128/C64C to CBM 1902A Monitor Cable



C128/C64C to CBM 1902A Monitor Cable

(At the Computer)

(At the Monitor)

8 PIN DIN (DIN45326) MALE at the Computer.

6 PIN DIN MALE at the Monitor.

Comput C1902

	er	Α	
LUM	1	6	LUM
CHROM	8	4	CHRO
Α			MA
GND	2	3	GND
AOUT	3	2	AUDIO

Contributor: Joakim Ögren

Source: <u>cbm.comp.sys General FAQ v3.1 Part 7</u>

C128/C64C to SCART (S-Video) Cable



C128/C64C to SCART (S-Video) Cable

(To the Computer)

(To the TV)

8 PIN DIN (DIN45326) MALE at the Computer.

21 PIN SCART MALE to the TV

Comput TV

	er
LUM	1
CHROM	8
Α	

20 LUM

HROM 8 15 CHRO MA

> 4+ GND 17

GND 2

17 2+ AUDIO

6

Contributor: <u>Joakim Ögren</u>, <u>Claudio Brazzale</u>

Source: ?

AOUT

Please send any comments to Joakim Ögren.

3

This the e-mail address:

brzcld@dei.unipd.it

Choose this address in your e-mail reader.

NeoGeo to SCART Cable



NeoGeo to SCART Cable

(To the Computer)

(To the TV)
8 PIN DIN (DIN45326) MALE to the Computer.
21 PIN SCART MALE to the TV

	NeoGe		
	0	V	
Audio Out	1	6	Audio In Left+Right
		+	
		2	
Ground	2	1	Blanking Signal
		8	Ground
Composite Video	3	2	Composite Video In
Out		0	
?	4	1	Blanking Signal
		6	
Green	5	1	RGB Green In
		1	
Red	6	1	RGB Red In
		5	
Blue	8	7	RGB Blue In

Contributor: Joakim Ögren, Enzo, Steffen Kupfer

Source: ?

Ethernet 10/100Base-T Crossover Cable



Ethernet 10/100Base-T Crossover Cable

This cable can be used to cascade hubs, or for connecting two Ethernet stations back-to-back without a hub. It works with both 10Base-T and 100Base-TX.

(To network interface card 1).

(To network interface card 1).

RJ45 MALE CONNECTOR to network interface card 1.

RJ45 MALE CONNECTOR to network interface card 2.

Name Pi Pi Na

n n me
TX+ 1 3 RX+
TX- 2 6 RXRX+ 3 1 TX+
RX- 6 2 TX-

Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).

Note 2: You could also connect 4-4, 5-5, 7-7, 8-8.

Contributors: <u>Joakim Ögren</u>, <u>Jim C?</u>, <u>Jason D. Pero</u>, <u>Oscar Fernandez Sierra</u>, <u>Cayce Balara</u>, <u>Jeffrey R.</u> Broido

Source: ?

This the e-mail address:

jimc@megalink.net

Choose this address in your e-mail reader.

This the e-mail address:

JDP6640@ritvax.isc.rit.edu

Choose this address in your e-mail reader.

This the e-mail address:
oscar@charpy.etsiig.uniovi.es
Choose this address in your e-mail reader.

This the e-mail address:

CayceB@yardboy.com

Choose this address in your e-mail reader.

Ethernet 10/100Base-T Straight Thru Cable



Ethernet 10/100Base-T Straight Thru Cable

This cable will work with both 10Base-T and 100Base-TX and is used to connect a network interface card to a hub or network outlet. These cables are sometimes called "whips".

(To network interface card).

™ (To hub).

RJ45 MALE CONNECTOR to network interface card). RJ45 MALE CONNECTOR to hub).

Name	Ρi	Cable	Pi	Nam
	n	Color	n	е
TX+	1	White/	1	TX+
		Orange		
TX-	2	Orange	2	TX-
RX+	3	White/	3	RX+
		Green		
	4	Blue	4	
	5	White/Blue	5	
RX-	6	Green	6	RX-
	7	White/	7	
		Brown		
	8	Brown	8	

Note: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).

Just for your information, this is how the pairs are named:

Pair	Pins	Common
		color
1	4 & 5	Blue
2	1 & 2	Orange
3	3 & 6	Green
4	7 & 8	Brown

The + side of each pair is called the "tip" and the - side is called the "ring", a reference to old telephone connectors.

Contributor: <u>Joakim Ögren</u>, <u>Oscar Fernandez Sierra</u>, <u>Jeffrey R. Broido</u>

Source: ?

Ethernet 100Base-T4 Crossover Cable



Ethernet 100Base-T4 Crossover Cable

This cable can be used to cascade hubs, or for connecting two Ethernet stations back-to-back without a hub.

(To network interface card 1).

(To network interface card 1).

RJ45 MALE CONNECTOR to network interface card 1.

RJ45 MALE CONNECTOR to network interface card 2.

Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair etc. (Just as the table above shows).

Contributors: <u>Joakim Ögren</u>, <u>Kim Scholte</u>

Source: ?

ParaLoad Cable



ParaLoad Cable

№ (To C64).

NEW (To Amiga).

DZM 12 DREH at the C64 UserPort.

25 PIN D-SUB MALE at the Amiga

	C6	Ami	
	4	ga	
Groun	Α	17-	Grou
d		25	nd
FLAG	В	1	Stro
2			be
PB0	С	2	D0
PB1	D	3	D1
PB2	Ε	4	D2
PB3	F	5	D3
PB4	Н	6	D4
PB5	J	7	D5
PB6	K	8	D6
PB7	L	9	D7
PA2	M	11	Busy

Contributor: Joakim Ögren

Source: ParaLoad documentation

X1541 Cable



X1541 Cable

Used to transfer data from a Commodore 1541/1581 diskdrive to a PC. The X1541 software is written by <u>Leopoldo Ghielmetti</u>.

NEW (To the PC).

(To the Diskdrive)
25 PIN D-SUB MALE to the PC.
6 PIN DIN (DIN45322) MALE to the Cable

	PC	Diskdri	
		ve	
GND	18-	2	GND
	25		
STROBE	1	3	ATN
AUTOFEE	14	4	CLO
D			CK
SELECTI	17	5	DATA
N			
INIT	16	6	RES
			ET

Contributor: <u>Joakim Ögren</u>, <u>Magnus.Eriksson</u>

Source: X1541 documentation

This the e-mail address:

GHIELMET@eldi.epfl.ch

Choose this address in your e-mail reader.

This the e-mail address:
magnus.eriksson@mbox309.swipnet.se
Choose this address in your e-mail reader.

MIDI Cable



MIDI Cable

(To the 1st peripheral)

(To the 2nd peripheral)

5 PIN DIN 180° (DIN41524) MALE to the 1st peripheral. 5 PIN DIN 180° (DIN41524) MALE to the 1st peripheral.

1 2n

s d

t

Shield 2 2

Current 4 4

Source

Current Sink 5 5

Note: Although that pin 2 only is connected at MIDI Out it's simpler to connect it to both ends.

Contributor: Joakim Ögren

Source: ?

Misc Unsupported Cables



Misc unsupported Cables

These cables may or may not be correctly constructed. Handle with care.

Amiga to IBM RGBI Cable

(To the Monitor).

(To the Amiga).
9 PIN D-SUB ?? to the Monitor.
23 PIN D-SUB FEMALE to the Amiga.

	9 Pin	23 Pin	Comment
Ground	1	16	
Ground	2	16	
Digital Red	3	9	(Via 2 Hex Inverters, i.e 74LS04)
Digital Green	4	8	(Via 2 Hex Inverters, i.e 74LS04)
Digital Blue	5	9	(Via 2 Hex Inverters, i.e 74LS04)
Digital Intensity	6	6	(Via 2 Hex Inverters, i.e 74LS04)
Horizontal Sync	8	11	(Via 1 Hex Inverters, i.e 74LS04)
Verical Sync	9	12	(Via 1 Hex Inverters, i.e 74LS04)
+5V		23	(Power for the IC)

C128 80 columns to 1702 monitor Cable

(To the C128).

(To the C1702).

9 PIN D-SUB MALE to the C128.
PHONO MALE to the Monitor.

C12 C170

Ground 1 1 Ground nd Monochrome 7 2 Sign out al

Contributor: <u>Joakim Ögren</u>

Source: Gordon

This the e-mail address:

GAJ2@psuvm.psu.edu

Choose this address in your e-mail reader.

Adapter Menu



What does the the information that is listed for each adapter mean? See the tutorial.

Serial:

- <u>Nullmodem adapter</u>
- 9p to 25p Serial adapter

Parallel:

Centronics to LapLink adapter

Keyboard:

- Mini-DIN to DIN Keyboard adapter
- DIN to Mini-DIN Keyboard adapter
- PS/2 Keyboard (Gateway) Y Adapter
- PS/2 Keyboard (IBM Thinkpad) Y Adapter

Mouse:

- PS/2 to Serial Mouse Adapter
- Serial to PS/2 Mouse Adapter

Joysticks:

- Amiga 4 Joysticks adapter
- PC 2 Joysticks adapter

Video:

Macintosh Video to VGA Adapter

Misc:

• <u>A1000 to Amiga Parallel adapter</u> Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Adapter Tutorial



Short tutorial

Heading

First at each page there a short heading describing the adapter.

Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors, usually there's two connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.

(To the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

(To the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.

(To the Computer).

(To the Serialcable).

Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

9 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serial cable.

Pin table

The pin table is perhaps the information you're looking for. Should be simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

	9-	25-
	Pin	Pin
Carrier Detect	1	8
Receive Data	2	3

Transmit Data	3	2
Data Terminal	4	20
Ready		
System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22

Contributor & Source

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I'm bad at writing the source, but I'll try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

Nullmodem Adapter



Nullmodem Adapter

This adapter will enable you to use a normal serialcable as a nullmodem. (To the Computer).

(To the Serialcable).
25 PIN D-SUB FEMALE to the Computer.
25 PIN D-SUB MALE to the Serialcable.

	Fema	Mai	
	le	е	
Shield Ground	1	1	Shield Ground
Transmit Data	2	3	Receive Data
Receive Data	3	2	Transmit Data
Request to Send	4	5	Clear to Send
Clear to Send	5	4	Request to Send
Data Set Ready	6	20	Data Terminal
•			Ready
Data Terminal	20	6	Data Set Ready
Ready			·
Ground	7	7	Ground

Contributor: Joakim Ögren

Source: ?

9 to 25 Serial Adapter



9 to 25 Serial Adapter

This adapter will enable you to connect a 25 pin serialcable to a 9 pin connector at the computer.

(To the Computer).

(To the Serialcable).

9 PIN D-SUB FEMALE to the Computer.

25 PIN D-SUB MALE to the Serialcable.

	9-	25-
	Pin	Pin
Carrier Detect	1	8
Receive Data	2	3
Transmit Data	3	2
Data Terminal	4	20
Ready		
System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22

Contributor: Joakim Ögren

Source: ?

Centronics to LapLink Adapter



Centronics to LapLink Adapter

This adapter will allow you to use a normal printercable (Centronics) as a LapLink/InterLink cable.

(To the Printer cable)

(To the Computer)

36 PIN CENTRONICS FEMALE to the Printer cable. 25 PIN D-SUB MALE to the Computer.

Name	36-	25-	Name
	Cen	DSub	
Data Bit 0	2	15	Error
Data Bit 1	3	13	Select
Data Bit 2	4	12	Paper Out
Data Bit 3	5	10	Acknowled
			ge
Data Bit 4	6	11	Busy
Acknowledg	10	5	Data Bit 3
е			
Busy	11	6	Data Bit 4
Paper Out	12	4	Data Bit 2
Select	13	3	Data Bit 1
Error	32	2	Data Bit 0
Reset	16	16	Reset
Select	17	17	Select
Signal	19-	18-25	Signal
Ground	30+33		Ground

Contributor: Joakim Ögren, Petr Krc

Source: ?

Mini-DIN to DIN Keyboard Adapter



Mini-DIN to DIN Keyboard Adapter

This adapter will enable you to use a keyboard with a 6 pin Mini-DIN connector to a computer with a 5 pin DIN connector.

(To the keyboard)

(To the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the keyboard.

5 PIN DIN 180° (DIN41524) MALE to the computer.

Mini-DIN DIN Shield Shield Shi eld Data Ground 3 4 5 +5 4 **VDC** Clock 1 5

Contributor: Joakim Ögren, Gilles Ries

Source: ?

DIN to Mini-DIN Keyboard Adapter



DIN to Mini-DIN Keyboard Adapter

This adapter will enable you to use a keyboard with a 5 pin DIN connector to a computer with a 6 pin Mini-DIN connector.

(To the keyboard)



(To the computer)

5 PIN DIN 180° (DIN41524) FEMALE to the keyboard. 6 PIN MINI-DIN MALE (PS/2 STYLE) to the computer.

DIN Mini-DIN

Shield Shi Shield

eld

Clock 1 5

Data 2 1

Ground 4 3

+5 5 4

VDC

Contributor: Joakim Ögren, Gilles Ries


Source: ?

PS/2 Keyboard (Gateway) Y Adapter



PS/2 Keyboard (Gateway) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For Gateway computer, may work with other computers (Let me know).



(To the Keyboard)

(To the Mouse)

6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer.

6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard.

6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse.

Compute Keyboa Mou

r	rd	se
1	2	-
2	-	2
2 3	3	2
4	4	4
5	6	_
6	-	6

Contributor: Joakim Ögren, Gilles Ries

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

PS/2 Keyboard (IBM Thinkpad) Y Adapter



PS/2 Keyboard (IBM Thinkpad) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For IBM Thinkpad computer, may work with other computers (Let me know).

```
5
3
1
2 (To the Computer)
```

(To the Keyboard)

(To the Mouse)

6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer.

6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard.

6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse.

- J		• •-
r	rd	se
1	2	-
2	-	1,2
3	3	3

Compute Keyboa Mou

4 4 4 5 6 5 6 - 6

Contributor: Joakim Ögren, Gilles Ries

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

PS/2 to Serial Mouse Adapter



PS/2 to Serial Mouse Adapter

This adapter will enable you to use a mouse with a 6 pin Mini-DIN (PS/2) connector to a computer with a 9 pin D-SUB (Serial) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referd to as a combo-mouse.

(To the mouse)

(To the computer)

6 PIN MINI-DIN FEMALE to the mouse.

9 PIN D-SUB FEMALE to the computer.

	Mini- DIN	D- SUB	
GN	3	5	G
D			ND
RxD	2	2	Rx
			D
TxD	6	3	Tx
			D
+5V	4	7	RT
			S

Contributor: <u>Joakim Ögren</u>, <u>Tomas Ögren</u>, <u>Thomas Eschenbacher</u>

Source: ?

This the e-mail address:

stric@ts.umu.se

Choose this address in your e-mail reader.

This the e-mail address:

Thomas.H.Eschenbacher@stud.uni-erlangen.de

Choose this address in your e-mail reader.

Serial to PS/2 Mouse Adapter



Serial to PS/2 Mouse Adapter

This adapter will enable you to use a mouse with a 9 pin D-SUB (Serial) connector to a computer with a 6 pin Mini-DIN (PS/2) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referd to as a combo-mouse.

(To the mouse)



(To the computer)

9 PIN D-SUB MALE to the mouse.

6 PIN MINI-DIN MALE to the computer.

	Mini-	D-	
	DIN	SUB	
+5V	4	4+7+	DTR+RTS
		9	+RI
Data	1	1	CD
Gnd	3	3+5	TXD+GN
			D
Cloc	5	6	DSR
k			

Contributor: Joakim Ögren, Tomas Ögren, Thomas Eschenbacher

Source: ?

Amiga 4 Joysticks Adapter



Amiga 4 Joysticks adapter

This adapter will make it possible to connecto 2 extra joysticks to the Amiga. This requires that the game is aware of this Multi-Joystick Extender in order to use it.

(To the 1st Joystick).

(To the 2nd Joystick).

(To the Computer).

9 PIN D-SUB MALE to the 1st Joystick.

9 PIN D-SUB MALE to the 2nd Joystick.

25 PIN D-SUB MALE to the Serialcable.

	Parp	Joy	Jo
	ort	1	2
Up 1	2	1	
Down 1	3	2	
Left 1	4	3	
Right 1	5	4	
Up 2	6		1
Down 2	7		2
Left 2	8		3
Right 2	9		4
Fire 2	11		6
Fire 1	13	6	
Ground	18		8
2			
Ground	19	8	
1			

Contributor: Joakim Ögren

Source: Tomi Engdahl's Joystick page

This is the URL for the WWW page: http://www.hut.fi/~then/circuits/joystick.html Open this address in your WWW browser.

PC 2 Joysticks Adapter



PC 2 Joysticks adapter

This adapter will make it possible to connect 1 extra joystick to the PC. The gameport contains pins for two joysticks but you'll need this adapter to be able to connect two joysticks to one connector.

```
(To the Computer)
```

```
(To the 1st Joystick)
```

```
(To the 2nd Joystick)
```

- 15 PIN D-SUB MALE to the Computer.
- 15 PIN D-SUB FEMALE to the 1st Joystick.
- 15 PIN D-SUB FEMALE to the 2nd Joystick.

	Ρ	Joy	Joy
	C	1	2
+5 VDC	1	1	-
Button 1	2	2	
Joystick 1 - X	3	3	
Ground	4	4	4
Ground	5	5	5
Joystick 1 - Y	6	6	
Button 2	7	7	
+5 VDC	8	8	
+5 VDC	9	9	1
Button 4	1	10	2
	0		
Joystick 2 - X	1	11	3
	1		
Ground	1	12	
	2		
Joystick 2 - Y	1	13	6
	3		
Button 3	1	14	7
	4		
+5 VDC	1	15	8
	5		

Note: Since pin 12 is offen used for MIDI-signals on gameport equipped soundcards it's better to use the ground from pin 4 & 5, pin 15 is also used for MIDI-signals...

Contributor: <u>Joakim Ögren</u>

Source: Tomi Engdahl's Joystick page

Macintosh Video to VGA Adapter



Macintosh to VGA Video

Use this adapter to connect a standard VGA (or higher) monitor to your Apple Macintosh.

(To the Computer)

(To the Monitor-cable)

15 PIN D-SUB MALE to the Computer.

15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor-cable.

Description	Ma	VG	Dir
	C	Α	
Red Ground	1	6	NEW
Red	2	1	NEW
Composite sync	3	13	NEW
Monitor Sense 0	4	4	NEW
Green	5	2	NEW
Green Ground	6	7	NEW
Monitor Sense 1	7	11	NEW
No connection	8	n/c	
Blue	9	3	NEW
Monitor sense 2	10	12	NEW
Sync Ground	11	10	NEW
Vertical Sync	12	14	NEW
Blue Ground	13	8	NEW
Horizontal Sync	14	n/c	
Ground			
Horizontal Sync	15	n/c	

Contributor: Joakim Ögren, Michael Van den Acker

Source: ?

A1000 to Amiga Parallel Adapter



A1000 to Amiga Parallel Adapter

This adapter will enable you to connect normal Amiga peripherials to an Amiga 1000. The Amiga 1000 has a male connector at the computer instead of a normal female connector. And some signals has changed places.

(To the Amiga 1000).

```
(To the Amiga peripherial).
25 PIN D-SUB FEMALE to the Amiga 1000.
25 PIN D-SUB FEMALE to the Amiga peripherial.
```

	A100	Ami
	0	ga
Groun	14	23
d		
Groun	15	24
d		
Groun	16	25
d		
+5V	23	14
n/c	24	15
Reset	25	16

All other straight over, 1 to 1, 2 to 2...

Contributor: Joakim Ögren

Source: ?

Misc Menu



Active Filters:

- Butterworth 1st order Lowpass
- Butterworth 1st order Highpass
- Butterworth 2nd order Lowpass
- Butterworth 2nd order Highpass
- Butterworth 3rd order Lowpass
- Butterworth 3rd order Highpass
- Butterworth 4th order Lowpass
- Butterworth 4th order Highpass
- Bessel 2nd order Lowpass
- Bessel 2nd order Highpass
- Bessel 3rd order Lowpass
- Bessel 3rd order Highpass
- Bessel 4th order Lowpass
- Bessel 4th order Highpass
- Linkwitz 4th order Lowpass
- Linkwitz 4th order Highpass

Definitions:

• DTE & DCE


Last updated 1997-08-31.

(C) <u>Joakim Ögren</u> 1996,1997

Active Filter: Butterworth 6dB Lowpass



Active Filter: Butterworth (1st order, 6 dB/octave, Lowpass)




R=4.7k-10 kOhm C=1.000/(2*pi*Fc*R) Units: R [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Butterworth 6dB Highpass



Active Filter: Butterworth (1st order, 6 dB/octave, Highpass)




C=4.7n-10nF R=1.000/(2*pi*Fc*C) Units: R [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Butterworth 12dB Lowpass



Active Filter: Butterworth (2nd order, 12 dB/octave, Lowpass)



R=4.7k-10 kOhm
Ca=1.414/(2*pi*Fc*R)
Cb=0.7071/(2*pi*Fc*R)
Units: R [Ohm], Cx [F], Fc [Hz]
Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth 12dB Highpass



Active Filter: Butterworth (2st order, 12 dB/octave, Highpass)

NEW


C=4.7n-10nF Ra=0.7071/(2*pi*Fc*C) Rb=1.414/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Butterworth 18dB Lowpass



Active Filter: Butterworth (3st order, 18 dB/octave, Lowpass)



R=4.7k-10 kOhm

Ca=2.000/(2*pi*Fc*R)

Cb=0.500/(2*pi*Fc*R)

Cc=1.000/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz]


Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth 18dB Highpass



Active Filter: Butterworth (3st order, 18 dB/octave, Highpass)



C=4.7n-10nF

Ra=0.500/(2*pi*Fc*C)

Rb=2.000/(2*pi*Fc*C)

Rc=1.000/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz]


Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth 24dB Lowpass



Active Filter: Butterworth (4th order, 24 dB/octave, Lowpass)



R=4.7k-10 kOhm

Ca=1.0824/(2*pi*Fc*R)

Cb=0.9239/(2*pi*Fc*R)

Cc=2.6130/(2*pi*Fc*R)

Cd=0.3827/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz]


Contributor: Joakim Ögren

Source: ?

Active Filter: Butterworth 24dB Highpass



Active Filter: Butterworth (4th order, 24 dB/octave, Highpass)



C=4.7n-10nF

Ra=0.9239/(2*pi*Fc*C)

Rb=1.0824/(2*pi*Fc*C)

Rc=0.3827/(2*pi*Fc*C)

Rd=2.6130/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz]


Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel 12dB Lowpass



Active Filter: Bessel (2nd order, 12 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=0.9076/(2*pi*Fc*R) Cb=0.6809/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz]

Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Bessel 12dB Highpass



Active Filter: Bessel (2st order, 12 dB/octave, Highpass)

NEW

C=4.7n-10nF Ra=1.1017/(2*pi*Fc*C)


Rb=1.4688/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Bessel 18dB Lowpass



Active Filter: Bessel (3st order, 18 dB/octave, Lowpass)



R=4.7k-10 kOhm

Ca=0.9548/(2*pi*Fc*R)

Cb=0.4998/(2*pi*Fc*R)


Cc=0.7560/(2*pi*Fc*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Bessel 18dB Highpass



Active Filter: Bessel (3st order, 18 dB/octave, Highpass)



C=4.7n-10nF

Ra=1.0474/(2*pi*Fc*C)

Rb=2.0008/(2*pi*Fc*C)


Rc=1.3228/(2*pi*Fc*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Bessel 24dB Lowpass



Active Filter: Bessel (4th order, 24 dB/octave, Lowpass)



R=4.7k-10 kOhm

Ca=0.7298/(2*pi*Fc*R)

Cb=0.6699/(2*pi*Fc*R)

Cc=1.0046/(2*pi*Fc*R)

Cd=0.3872/(2*pi*Fc*R)

Units: R [Ohm], Cx [F], Fc [Hz]


Contributor: Joakim Ögren

Source: ?

Active Filter: Bessel 24dB Highpass



Active Filter: Bessel (4th order, 24 dB/octave, Highpass)



C=4.7n-10nF

Ra=1.3701/(2*pi*Fc*C)

Rb=1.4929/(2*pi*Fc*C)

Rc=0.9952/(2*pi*Fc*C)

Rd=2.5830/(2*pi*Fc*C)

Units: Rx [Ohm], C [F], Fc [Hz]


Contributor: Joakim Ögren

Source: ?

Active Filter: Linkwitz 24dB Lowpass



Active Filter: Linkwitz (4th order, 24 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=Cc=2*Cb


Cb=Cd=1/(2*sqr(2)*pi*Fc*R) *Units: R [Ohm], Cx [F], Fc [Hz]* Contributor: <u>Joakim Ögren</u>

Source: ?

Active Filter: Linkwitz 24dB Highpass



Active Filter: Linkwitz (4st order, 24 dB/octave, Highpass)



C=4.7n-10nF

Ra=Rc=1/(2*sqr(2)*pi*Fc*C)

Rb=Rd=2Ra

Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u>

Source: ?

Defintion: DTE & DCE



Definition: DTE & DCE

DTE

DTE is acronym for Data Terminal Equipment.

Examples of DTE is computers, printers & terminals.

DCE

DCE is acronym for Data Communication Equipment.

Examples of DCE is modems.

Wiring

Wiring a cable for DTE to DCE communication is easy. All wires goes straight from pin x to pin x.

But wiring a cable for DTE to DTE (nullmodem) or DCE to DCE requires that some wires are crossed. A signal should be wire from pin x to the opposite signal at the other end. With opposite signals I mean for example Transmit & Receive.

Contributors: <u>Joakim Ögren</u>, <u>Richard L. Lane</u>

Source: ?

rlane@eastman.com

Table Menu



- <u>AWG</u>, American Wire Gauge standard <u>SI Prefixes</u>, Is 1 kW equal 1000000mW? Last updated 1997-09-07.

(C) <u>Joakim Ögren</u> 1996,1997

AWG Table



AWG

AWG=American Wire Gauge standard

Gauge	Dia m	Are a	R	I at 3A/mm2
AWG	mm	mm 2	ohm/ km	mA
46	0,0 4	0,00 13	13700	3,8
44	0,0 5	0,00 20	8750	6
42			6070	9
41			4460	12
40	0,0		3420	15
39	0,0 9		2700	19
38			2190	24
37	0,11		1810	28
	0,1 2		1520	33
36	0,1	0,01 3	1300	40
35	0,1 4	0,01 5	1120	45
		0,01	970	54
34	0,1 6	0,02 0	844	60

	0,1 7		757	68
33		0,02	676	75
		0,02	605	85
32			547	93
30		0,04	351	147
29			243	212
27		0,09	178	288
26			137	378
25		0,16	108	477
24		0,20	87,5	588
		0,24	72,3	715
		0,28	60,7	850
22		0,33	51,7	1,0 A
		0,39	44,6	1,16 A
		0,44	38,9	1,32 A
20		0,50	34,1	1,51 A
		0,57	30,2	1,70 A
19		0,64	26,9	1,91 A
		0,71	24,3	2,12 A

	5			
18	1,0 0	0,78	21,9	2,36 A
	1,1 0	0,95	18,1	2,85 A
	1,2	1,1	15,2	3,38 A
16	0 1,3	1,3	13,0	3,97 A
	0 1,4	1,5	11,2	4,60 A
	0 1,5	1,8	9,70	5,30 A
14	0 1,6	2,0	8,54	6,0 A
	0	_,-	-,- :	
	1,7 0	2,3	7,57	6,7 A
13	1,8 0	2,6	6,76	7,6 A
	1,9	2,8	6,05	8,5 A
12	0 2,0 0	3,1	5,47	9,4 A

Contributor: <u>Joakim Ögren</u>

Source: ?

SI Prefixes Table



SI Prefixes

Example: 1 TW=1000 GW (W=Watt)

Example.	1 1 7 7	1000 011 (11
Symbo	Pref	Fact
	ix	or
Τ	tera	1012
G	giga	109
M	Meg	
	a	
k	kilo	103
h	hect	102
	0	
da	dec	101
	а	
d	deci	10-1
С	cent	10-2
	i	
m	milli	10-3
μ	micr	10-6
	0	
n	nan	10-9
	0	
p	pico	10-
		12
f	femt	10-
	0	15
а	atto	10-
		18

Note: In the computer world things are a bit different:

Symbo Pref Fact Factor

l ix or

T tera 240 1099511627

776

G giga 230 1073741824 M Meg 220 1048576

а

k kilo 210 1024

Contributor: Joakim Ögren

Source: Farnell Components Catalogue

WWW Links



Here are some links to good sites of technical information on the Internet.

I have a lot of pages I will add as soon as I get the time for it. They're currenly in my bookmarks file. Remember that I usually add links to pages covering a specific topic at bottom of the best suited HwB page.

Misc:

<u>Name</u>	<u>Author</u>	Comment
<u>TheRef</u>	F. Robert Falbo	Harddrives & controllers spe
<u>The Tech Page</u>	<u>Various</u>	Harddrives & controllers spe
Norm's Industrial Electronics	Norman Dyrvik	Misc electronic links.
Circuit Cookbook	Dan Charrois	Various circuits.
PC Hardware Link Page	Dick Perron	Varoius Links and some ow
Electrical Engineering Circuits	Jerry Russell	Various circuits.
<u>Archive</u>		
sandpile.org: 80x86	Christian Ludloff	Everything about 80x86 pro
		motherboards.
<u>Hard Seek</u>	Davide Ferrari	Search for hardware manufa
The Computer Information Centre	Many	Contains very much about e
Amiga Alley: Hard Hacks	Colin Thompson	Amiga related hardware had
We-Man's Electro Stuff	Stefan Wieman	Misc electonic stuff.
<u>Tomi Engdahl's pages</u>	Tomi Engdahl	You'll find almost everything
PC Mechanic	David Risley	Good info for beginners abo
Electronic Engineers' Toolbox	<u>EG3</u>	Many nice links.
Mark's Computer Page ***	Mark E.	WhitePapers/Info about Pro

FAQs:

FAQ

<u>name</u>	<u>Autnor</u>	Comment
alt.comp.hardware.homebuilt FAQ	Mark Sokos	Misc information abou
		things.
sci.electronics FAQ: Repair: Pinouts	Filip M.	Misc pinouts for conn

<u>Gieszczykiewicz</u>

Donaldsson

etc.

If you have any more good links of interrest, please send me an e-mail at qtech@mailhost.net.

(C) <u>Joakim Ögren</u> 1996,1997

This is the URL for the WWW page: http://theref.c3d.rl.af.mil/
Open this address in your WWW browser.

falbof@rl.af.mil

This is the URL for the WWW page: http://www.blue-planet.com:80/tech/
Open this address in your WWW browser.

b-planet@ix.netcom.com

This is the URL for the WWW page: http://www.compusmart.ab.ca/ndyrvik/
Open this address in your WWW browser.

This the e-mail address:
ndyrvik@compusmart.ab.ca
Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.ee.ualberta.ca/~charro/cookbook/ Open this address in your WWW browser.

This the e-mail address:
charro@ee.ualberta.ca
Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.randomc.com/~dperr/pc_hdwe.htm Open this address in your WWW browser.

dperr@randomc.com

This is the URL for the WWW page: http://www.ee.washington.edu/eeca/ Open this address in your WWW browser. This the e-mail address:

pfloyd@u.washington.edu

Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.sandpile.org/80x86/
Open this address in your WWW browser.

ludloff@sandpile.org

This is the URL for the WWW page: http://notes.msoft.it/hw/default.cfm
Open this address in your WWW browser.

ferrari@msoft.it

This is the URL for the WWW page: http://www.compinfo.co.uk/index.htm
Open this address in your WWW browser.

This is the URL for the WWW page: http://www.znet.com/~colin/text/hardhack.html Open this address in your WWW browser.

colin@znet.com

This is the URL for the WWW page: http://margo.student.utwente.nl/el
Open this address in your WWW browser.

This the e-mail address: s.wieman@student.utwente.nl

This is the URL for the WWW page:

http://www.hut.fi/~then/

Open this address in your WWW browser.

then@snakemail.hut.fi

This is the URL for the WWW page: http://pcmech.pair.com
Open this address in your WWW browser.

This the e-mail address:

drisley@gte.net

Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.eg3.com/ebox.htm
Open this address in your WWW browser.

This is the URL for the WWW page:

http://www.eg3.com

Open this address in your WWW browser.

This is the URL for the WWW page: http://www.ridgecrest.ca.us/~markee/home.htm Open this address in your WWW browser.

This the e-mail address:
markee@ridgecrest.ca.us
Choose this address in your e-mail reader.

This is the URL for the ftp:

ftp://ftp.netcom.com/pub/di/dibald/FAQS/achh.faq

Open this address in your WWW browser or FTP client.

This the e-mail address:
msokos1@gl.umbc.edu
Choose this address in your e-mail reader.

This is the URL for the WWW page: http://www.paranoia.com/~filipg/HTML/REPAIR/F_Pinouts.html Open this address in your WWW browser. This the e-mail address:

filipg@paranoia.com

Choose this address in your e-mail reader.

Download Menu



The Hardware Book is availble in some other formats as well. Since these are converted from HTML the result may sometimes look a little bit strange. If there is some major visual errors or if a link doesn't work, feel free to send an e-mail. These versions is currently to be considered as beta. And btw, if you like to see HwB in some other format, let me know.

Visit HwB at Internet to download these versions.

(C) <u>Joakim Ögren</u> 1996,1997

HwB-News Menu



If you would like to be informed about what's happening with the Hardware Book, the HwB-News letter may be something for you. It will contain:

- Updates of The Hardware Book
- News concerning HwB.
- Info about HwB errors/typos.
- Related WWW Links

To subscribe to the HwB-News mailinglist send a mail with the text SUBSCRIBE in the body to hwb-news-request@www.blackdown.org

To unsubscribe to the HwB-News mailinglist send a mail with the text UNSUBSCRIBE in the body to hwb-news-request@www.blackdown.org

The mailing list is not a discussion mailinglist. It only contains mail from me, Joakim Ögren.

Note: It's a low traffic mailing list. Unsubscribe whenever you want, every mail contains unsubscribe instructions.

(C) <u>Joakim Ögren</u> 1996,1997

This the e-mail address:

hwb-news-request@www.blackdown.org

Choose this address in your e-mail reader.

Wanted



Please help me make this reference guide larger. I guess there is much more to add. Don't hesitate to send some strange pinout, circuit or cable.

If you have a strange serial-port on your dish-washer, SEND it to me :-)
If it doesn't have one you could send me a circuit on how to add a serial-port to it. :-)

I have already heard from two people that have a serial port on their dish-washers :)

I'm especially searching for the following standards:

- ECB
- EIB
- USB
- IEEE1394 Firewire
- SMP16
- TURBOchannel
- SA1000
- JVC bus?
- PC-Engine/TurboGrafix 16 connectors
- Qbus
- STEbus
- SBus
- MULTIBUS
- MULTIBUS II
- MTM-Bus
- GIO
- FutureBus+
- Nec PC-FX connectors
- Kenwood CD-Player RS232-port (For example DP-M7750).
- Epson Sample E04974 Diskdrive with Signals+Power in the usual 34 pin connector.

Other information of value:

Filters

If you have any of the above listed please send me an e-mail at qtech@mailhost.net.

(C) Joakim Ögren 1996,1997

About Hardware Book



What about this? Your free reference guide to electronics.

The Hardware Book is a compilation of pinouts I've found from different sources. I've tried to have the same style for all pages. This makes it easier to find information for you. I'm not trying to sell anything.

It has been developed on my sparetime and is made availble to you for free. This also means that I can't guarantee that the presented information is correct. Use it on you own risk. I can't take the whole credit for HwB. I have since the first release received a great lot of mails with suggestions, questions and information. With the help of many contributors HwB has grown. Keep sending me mails...

This is me, Joakim Ögren:



Could it be even better? Perhaps if You help me. Please send any material you have that might be of interrest for this project. Send it to qtech@mailhost.net.

I'm looking for a sponsor, if you're interrested please let me know and I'll tell you more.

All new information since the last update is marked *** and updated or changed information is marked

NEW

I would like to thank the following people:

Niklas for helping me find some of the information in HwB and

Edmundsson being a nice friend...

Karl Asha for letting me use his web-server to store HwB.

Tomas Ögren my brother, for comments and helping me with HwB.



This is what I feel like doing when nothing works :-) (C) <u>Joakim Ögren</u> 1996,1997

This the e-mail address:
qtech@mailhost.net
Choose this address in your e-mail reader.